Equivalency verification for hierarchical references

Equivalency verification for hierarchical references

Embodiments of the present invention provides methods, computer program products, and a system for processing hierarchical references for a formal equivalence check. In certain embodiments, hierarchical references of a first design are identified as functionally equivalent to hierarchical references...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Roesner, Wolfgang, Williams, Mark A, El-Zein, Ali S, Paruthi, Viresh, Kanzelman, Robert L
Format: Patent
Sprache:eng
Schlagworte:
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Roesner, Wolfgang
Williams, Mark A
El-Zein, Ali S
Paruthi, Viresh
Kanzelman, Robert L
description Embodiments of the present invention provides methods, computer program products, and a system for processing hierarchical references for a formal equivalence check. In certain embodiments, hierarchical references of a first design are identified as functionally equivalent to hierarchical references of a second design. Value outputs of the first design can be compared to the value outputs of the second design to determine whether the value outputs of the respective designs match.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10565338B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10565338B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10565338B23</originalsourceid><addsrcrecordid>eNrjZDBxLSzNLEvMSc1LrlQoSy3KTMtMTizJzM9TSMsvUsjITC1KLErOAIrlKBSlpqUWAdWlFvMwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEMDUzNTY2MLJyNjYtQAAILVLZ4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Equivalency verification for hierarchical references</title><source>esp@cenet</source><creator>Roesner, Wolfgang ; Williams, Mark A ; El-Zein, Ali S ; Paruthi, Viresh ; Kanzelman, Robert L</creator><creatorcontrib>Roesner, Wolfgang ; Williams, Mark A ; El-Zein, Ali S ; Paruthi, Viresh ; Kanzelman, Robert L</creatorcontrib><description>Embodiments of the present invention provides methods, computer program products, and a system for processing hierarchical references for a formal equivalence check. In certain embodiments, hierarchical references of a first design are identified as functionally equivalent to hierarchical references of a second design. Value outputs of the first design can be compared to the value outputs of the second design to determine whether the value outputs of the respective designs match.</description><language>eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200218&amp;DB=EPODOC&amp;CC=US&amp;NR=10565338B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200218&amp;DB=EPODOC&amp;CC=US&amp;NR=10565338B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Roesner, Wolfgang</creatorcontrib><creatorcontrib>Williams, Mark A</creatorcontrib><creatorcontrib>El-Zein, Ali S</creatorcontrib><creatorcontrib>Paruthi, Viresh</creatorcontrib><creatorcontrib>Kanzelman, Robert L</creatorcontrib><title>Equivalency verification for hierarchical references</title><description>Embodiments of the present invention provides methods, computer program products, and a system for processing hierarchical references for a formal equivalence check. In certain embodiments, hierarchical references of a first design are identified as functionally equivalent to hierarchical references of a second design. Value outputs of the first design can be compared to the value outputs of the second design to determine whether the value outputs of the respective designs match.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBxLSzNLEvMSc1LrlQoSy3KTMtMTizJzM9TSMsvUsjITC1KLErOAIrlKBSlpqUWAdWlFvMwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUkvjQYEMDUzNTY2MLJyNjYtQAAILVLZ4</recordid><startdate>20200218</startdate><enddate>20200218</enddate><creator>Roesner, Wolfgang</creator><creator>Williams, Mark A</creator><creator>El-Zein, Ali S</creator><creator>Paruthi, Viresh</creator><creator>Kanzelman, Robert L</creator><scope>EVB</scope></search><sort><creationdate>20200218</creationdate><title>Equivalency verification for hierarchical references</title><author>Roesner, Wolfgang ; Williams, Mark A ; El-Zein, Ali S ; Paruthi, Viresh ; Kanzelman, Robert L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10565338B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>Roesner, Wolfgang</creatorcontrib><creatorcontrib>Williams, Mark A</creatorcontrib><creatorcontrib>El-Zein, Ali S</creatorcontrib><creatorcontrib>Paruthi, Viresh</creatorcontrib><creatorcontrib>Kanzelman, Robert L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Roesner, Wolfgang</au><au>Williams, Mark A</au><au>El-Zein, Ali S</au><au>Paruthi, Viresh</au><au>Kanzelman, Robert L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Equivalency verification for hierarchical references</title><date>2020-02-18</date><risdate>2020</risdate><abstract>Embodiments of the present invention provides methods, computer program products, and a system for processing hierarchical references for a formal equivalence check. In certain embodiments, hierarchical references of a first design are identified as functionally equivalent to hierarchical references of a second design. Value outputs of the first design can be compared to the value outputs of the second design to determine whether the value outputs of the respective designs match.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10565338B2
source esp@cenet
subjects MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title Equivalency verification for hierarchical references
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T22%3A41%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Roesner,%20Wolfgang&rft.date=2020-02-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10565338B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true