Resistive random access memory cell

A resistive random access memory cell includes three resistive random access memory devices, each resistive random access memory device having an ion source layer and a solid electrolyte layer. The first and second resistive random access memory devices are connected in series such that either both...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: McCollum, John L
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator McCollum, John L
description A resistive random access memory cell includes three resistive random access memory devices, each resistive random access memory device having an ion source layer and a solid electrolyte layer. The first and second resistive random access memory devices are connected in series such that either both ion source layers or both solid electrolyte layers are adjacent to one another. A third resistive random access memory device is connected in series with the first and second resistive random access memory devices.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10546633B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10546633B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10546633B23</originalsourceid><addsrcrecordid>eNrjZFAOSi3OLC7JLEtVKErMS8nPVUhMTk4tLlbITc3NL6pUSE7NyeFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGpiZmZsbGTkbGxKgBAO5EJqA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Resistive random access memory cell</title><source>esp@cenet</source><creator>McCollum, John L</creator><creatorcontrib>McCollum, John L</creatorcontrib><description>A resistive random access memory cell includes three resistive random access memory devices, each resistive random access memory device having an ion source layer and a solid electrolyte layer. The first and second resistive random access memory devices are connected in series such that either both ion source layers or both solid electrolyte layers are adjacent to one another. A third resistive random access memory device is connected in series with the first and second resistive random access memory devices.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200128&amp;DB=EPODOC&amp;CC=US&amp;NR=10546633B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200128&amp;DB=EPODOC&amp;CC=US&amp;NR=10546633B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>McCollum, John L</creatorcontrib><title>Resistive random access memory cell</title><description>A resistive random access memory cell includes three resistive random access memory devices, each resistive random access memory device having an ion source layer and a solid electrolyte layer. The first and second resistive random access memory devices are connected in series such that either both ion source layers or both solid electrolyte layers are adjacent to one another. A third resistive random access memory device is connected in series with the first and second resistive random access memory devices.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAOSi3OLC7JLEtVKErMS8nPVUhMTk4tLlbITc3NL6pUSE7NyeFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGpiZmZsbGTkbGxKgBAO5EJqA</recordid><startdate>20200128</startdate><enddate>20200128</enddate><creator>McCollum, John L</creator><scope>EVB</scope></search><sort><creationdate>20200128</creationdate><title>Resistive random access memory cell</title><author>McCollum, John L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10546633B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>McCollum, John L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>McCollum, John L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Resistive random access memory cell</title><date>2020-01-28</date><risdate>2020</risdate><abstract>A resistive random access memory cell includes three resistive random access memory devices, each resistive random access memory device having an ion source layer and a solid electrolyte layer. The first and second resistive random access memory devices are connected in series such that either both ion source layers or both solid electrolyte layers are adjacent to one another. A third resistive random access memory device is connected in series with the first and second resistive random access memory devices.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10546633B2
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title Resistive random access memory cell
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-11T21%3A35%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=McCollum,%20John%20L&rft.date=2020-01-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10546633B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true