Selective error coding

A system and method of performing selective error coding in memory management of a memory device are described. The method includes performing a process of detecting and correcting memory errors in the memory of the memory device either prior to or after a chip mark associated with the memory device...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Chinnakkonda Vidyapoornachary, Diyanesh Babu, Dell, Timothy J, Gollub, Marc A, Lingambudi, Anil B
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Chinnakkonda Vidyapoornachary, Diyanesh Babu
Dell, Timothy J
Gollub, Marc A
Lingambudi, Anil B
description A system and method of performing selective error coding in memory management of a memory device are described. The method includes performing a process of detecting and correcting memory errors in the memory of the memory device either prior to or after a chip mark associated with the memory device is in place. The method also includes localizing hard errors of the memory device based on a second process of detecting the memory errors in the memory of the memory device, the hard errors being persistent memory errors that persist from the process of detecting and correcting the memory errors to the second process, determining an extent of the hard errors based on the localizing, and preventing placement of the chip mark or removing the chip mark after de-allocating one or more ranges of addresses based on a result of the determining the extent of the hard errors.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10545824B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10545824B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10545824B23</originalsourceid><addsrcrecordid>eNrjZBALTs1JTS7JLEtVSC0qyi9SSM5PycxL52FgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhgamJqYWRiZORsbEqAEApSEhrQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Selective error coding</title><source>esp@cenet</source><creator>Chinnakkonda Vidyapoornachary, Diyanesh Babu ; Dell, Timothy J ; Gollub, Marc A ; Lingambudi, Anil B</creator><creatorcontrib>Chinnakkonda Vidyapoornachary, Diyanesh Babu ; Dell, Timothy J ; Gollub, Marc A ; Lingambudi, Anil B</creatorcontrib><description>A system and method of performing selective error coding in memory management of a memory device are described. The method includes performing a process of detecting and correcting memory errors in the memory of the memory device either prior to or after a chip mark associated with the memory device is in place. The method also includes localizing hard errors of the memory device based on a second process of detecting the memory errors in the memory of the memory device, the hard errors being persistent memory errors that persist from the process of detecting and correcting the memory errors to the second process, determining an extent of the hard errors based on the localizing, and preventing placement of the chip mark or removing the chip mark after de-allocating one or more ranges of addresses based on a result of the determining the extent of the hard errors.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200128&amp;DB=EPODOC&amp;CC=US&amp;NR=10545824B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200128&amp;DB=EPODOC&amp;CC=US&amp;NR=10545824B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chinnakkonda Vidyapoornachary, Diyanesh Babu</creatorcontrib><creatorcontrib>Dell, Timothy J</creatorcontrib><creatorcontrib>Gollub, Marc A</creatorcontrib><creatorcontrib>Lingambudi, Anil B</creatorcontrib><title>Selective error coding</title><description>A system and method of performing selective error coding in memory management of a memory device are described. The method includes performing a process of detecting and correcting memory errors in the memory of the memory device either prior to or after a chip mark associated with the memory device is in place. The method also includes localizing hard errors of the memory device based on a second process of detecting the memory errors in the memory of the memory device, the hard errors being persistent memory errors that persist from the process of detecting and correcting the memory errors to the second process, determining an extent of the hard errors based on the localizing, and preventing placement of the chip mark or removing the chip mark after de-allocating one or more ranges of addresses based on a result of the determining the extent of the hard errors.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBALTs1JTS7JLEtVSC0qyi9SSM5PycxL52FgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhgamJqYWRiZORsbEqAEApSEhrQ</recordid><startdate>20200128</startdate><enddate>20200128</enddate><creator>Chinnakkonda Vidyapoornachary, Diyanesh Babu</creator><creator>Dell, Timothy J</creator><creator>Gollub, Marc A</creator><creator>Lingambudi, Anil B</creator><scope>EVB</scope></search><sort><creationdate>20200128</creationdate><title>Selective error coding</title><author>Chinnakkonda Vidyapoornachary, Diyanesh Babu ; Dell, Timothy J ; Gollub, Marc A ; Lingambudi, Anil B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10545824B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Chinnakkonda Vidyapoornachary, Diyanesh Babu</creatorcontrib><creatorcontrib>Dell, Timothy J</creatorcontrib><creatorcontrib>Gollub, Marc A</creatorcontrib><creatorcontrib>Lingambudi, Anil B</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chinnakkonda Vidyapoornachary, Diyanesh Babu</au><au>Dell, Timothy J</au><au>Gollub, Marc A</au><au>Lingambudi, Anil B</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Selective error coding</title><date>2020-01-28</date><risdate>2020</risdate><abstract>A system and method of performing selective error coding in memory management of a memory device are described. The method includes performing a process of detecting and correcting memory errors in the memory of the memory device either prior to or after a chip mark associated with the memory device is in place. The method also includes localizing hard errors of the memory device based on a second process of detecting the memory errors in the memory of the memory device, the hard errors being persistent memory errors that persist from the process of detecting and correcting the memory errors to the second process, determining an extent of the hard errors based on the localizing, and preventing placement of the chip mark or removing the chip mark after de-allocating one or more ranges of addresses based on a result of the determining the extent of the hard errors.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10545824B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
title Selective error coding
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T13%3A30%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chinnakkonda%20Vidyapoornachary,%20Diyanesh%20Babu&rft.date=2020-01-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10545824B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true