Memory cell having closed curve structure
A memory cell for a printhead includes a substrate with a source and a drain. The substrate further includes a channel located between the source and the drain and surrounding the drain. The drain can include a first rounded closed curved structure. The memory cell can include a floating gate and a...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Mikulan, Paul I Villavelez, Reynaldo V |
| description | A memory cell for a printhead includes a substrate with a source and a drain. The substrate further includes a channel located between the source and the drain and surrounding the drain. The drain can include a first rounded closed curved structure. The memory cell can include a floating gate and a control gate. The floating gate can include a second rounded closed curve structure located above the channel and below the control gate. The control gate is capacitively coupled to the floating gate. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10504910B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10504910B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10504910B23</originalsourceid><addsrcrecordid>eNrjZND0Tc3NL6pUSE7NyVHISCzLzEtXSM7JL05NUUguLSpLVSguKSpNLiktSuVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGpgYmloYGTkbGxKgBABEnKPI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory cell having closed curve structure</title><source>esp@cenet</source><creator>Mikulan, Paul I ; Villavelez, Reynaldo V</creator><creatorcontrib>Mikulan, Paul I ; Villavelez, Reynaldo V</creatorcontrib><description>A memory cell for a printhead includes a substrate with a source and a drain. The substrate further includes a channel located between the source and the drain and surrounding the drain. The drain can include a first rounded closed curved structure. The memory cell can include a floating gate and a control gate. The floating gate can include a second rounded closed curve structure located above the channel and below the control gate. The control gate is capacitively coupled to the floating gate.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CORRECTION OF TYPOGRAPHICAL ERRORS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME ; INFORMATION STORAGE ; LINING MACHINES ; PERFORMING OPERATIONS ; PHYSICS ; PRINTING ; SELECTIVE PRINTING MECHANISMS ; SEMICONDUCTOR DEVICES ; STAMPS ; STATIC STORES ; TRANSPORTING ; TYPEWRITERS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20191210&DB=EPODOC&CC=US&NR=10504910B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20191210&DB=EPODOC&CC=US&NR=10504910B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Mikulan, Paul I</creatorcontrib><creatorcontrib>Villavelez, Reynaldo V</creatorcontrib><title>Memory cell having closed curve structure</title><description>A memory cell for a printhead includes a substrate with a source and a drain. The substrate further includes a channel located between the source and the drain and surrounding the drain. The drain can include a first rounded closed curved structure. The memory cell can include a floating gate and a control gate. The floating gate can include a second rounded closed curve structure located above the channel and below the control gate. The control gate is capacitively coupled to the floating gate.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CORRECTION OF TYPOGRAPHICAL ERRORS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME</subject><subject>INFORMATION STORAGE</subject><subject>LINING MACHINES</subject><subject>PERFORMING OPERATIONS</subject><subject>PHYSICS</subject><subject>PRINTING</subject><subject>SELECTIVE PRINTING MECHANISMS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STAMPS</subject><subject>STATIC STORES</subject><subject>TRANSPORTING</subject><subject>TYPEWRITERS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND0Tc3NL6pUSE7NyVHISCzLzEtXSM7JL05NUUguLSpLVSguKSpNLiktSuVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGpgYmloYGTkbGxKgBABEnKPI</recordid><startdate>20191210</startdate><enddate>20191210</enddate><creator>Mikulan, Paul I</creator><creator>Villavelez, Reynaldo V</creator><scope>EVB</scope></search><sort><creationdate>20191210</creationdate><title>Memory cell having closed curve structure</title><author>Mikulan, Paul I ; Villavelez, Reynaldo V</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10504910B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CORRECTION OF TYPOGRAPHICAL ERRORS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME</topic><topic>INFORMATION STORAGE</topic><topic>LINING MACHINES</topic><topic>PERFORMING OPERATIONS</topic><topic>PHYSICS</topic><topic>PRINTING</topic><topic>SELECTIVE PRINTING MECHANISMS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STAMPS</topic><topic>STATIC STORES</topic><topic>TRANSPORTING</topic><topic>TYPEWRITERS</topic><toplevel>online_resources</toplevel><creatorcontrib>Mikulan, Paul I</creatorcontrib><creatorcontrib>Villavelez, Reynaldo V</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Mikulan, Paul I</au><au>Villavelez, Reynaldo V</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory cell having closed curve structure</title><date>2019-12-10</date><risdate>2019</risdate><abstract>A memory cell for a printhead includes a substrate with a source and a drain. The substrate further includes a channel located between the source and the drain and surrounding the drain. The drain can include a first rounded closed curved structure. The memory cell can include a floating gate and a control gate. The floating gate can include a second rounded closed curve structure located above the channel and below the control gate. The control gate is capacitively coupled to the floating gate.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US10504910B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CORRECTION OF TYPOGRAPHICAL ERRORS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME INFORMATION STORAGE LINING MACHINES PERFORMING OPERATIONS PHYSICS PRINTING SELECTIVE PRINTING MECHANISMS SEMICONDUCTOR DEVICES STAMPS STATIC STORES TRANSPORTING TYPEWRITERS |
| title | Memory cell having closed curve structure |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T05%3A06%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Mikulan,%20Paul%20I&rft.date=2019-12-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10504910B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |