Method of manufacturing board

A board includes a plate-shaped member having a first wiring pattern, a first resin layer formed on a first surface of the plate-shaped member, the first surface having the first wiring pattern, a second resin layer stacked on the first resin layer, and a component fixed to the second resin layer in...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Koide, Masateru, Hoshikawa, Youichi, Mizutani, Daisuke, Fujisaki, Hidehiko, Kobayashi, Hiromitsu, Akahoshi, Tomoyuki, Fukui, Kei, Yamawaki, Seigo, Watanabe, Manabu
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Koide, Masateru
Hoshikawa, Youichi
Mizutani, Daisuke
Fujisaki, Hidehiko
Kobayashi, Hiromitsu
Akahoshi, Tomoyuki
Fukui, Kei
Yamawaki, Seigo
Watanabe, Manabu
description A board includes a plate-shaped member having a first wiring pattern, a first resin layer formed on a first surface of the plate-shaped member, the first surface having the first wiring pattern, a second resin layer stacked on the first resin layer, and a component fixed to the second resin layer in which a second wiring pattern formed on a second surface of the component is buried.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10396020B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10396020B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10396020B23</originalsourceid><addsrcrecordid>eNrjZJD1TS3JyE9RyE9TyE3MK01LTC4pLcrMS1dIyk8sSuFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGxpZmBkYGTkbGxKgBAMtcJDQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of manufacturing board</title><source>esp@cenet</source><creator>Koide, Masateru ; Hoshikawa, Youichi ; Mizutani, Daisuke ; Fujisaki, Hidehiko ; Kobayashi, Hiromitsu ; Akahoshi, Tomoyuki ; Fukui, Kei ; Yamawaki, Seigo ; Watanabe, Manabu</creator><creatorcontrib>Koide, Masateru ; Hoshikawa, Youichi ; Mizutani, Daisuke ; Fujisaki, Hidehiko ; Kobayashi, Hiromitsu ; Akahoshi, Tomoyuki ; Fukui, Kei ; Yamawaki, Seigo ; Watanabe, Manabu</creatorcontrib><description>A board includes a plate-shaped member having a first wiring pattern, a first resin layer formed on a first surface of the plate-shaped member, the first surface having the first wiring pattern, a second resin layer stacked on the first resin layer, and a component fixed to the second resin layer in which a second wiring pattern formed on a second surface of the component is buried.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190827&amp;DB=EPODOC&amp;CC=US&amp;NR=10396020B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190827&amp;DB=EPODOC&amp;CC=US&amp;NR=10396020B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Koide, Masateru</creatorcontrib><creatorcontrib>Hoshikawa, Youichi</creatorcontrib><creatorcontrib>Mizutani, Daisuke</creatorcontrib><creatorcontrib>Fujisaki, Hidehiko</creatorcontrib><creatorcontrib>Kobayashi, Hiromitsu</creatorcontrib><creatorcontrib>Akahoshi, Tomoyuki</creatorcontrib><creatorcontrib>Fukui, Kei</creatorcontrib><creatorcontrib>Yamawaki, Seigo</creatorcontrib><creatorcontrib>Watanabe, Manabu</creatorcontrib><title>Method of manufacturing board</title><description>A board includes a plate-shaped member having a first wiring pattern, a first resin layer formed on a first surface of the plate-shaped member, the first surface having the first wiring pattern, a second resin layer stacked on the first resin layer, and a component fixed to the second resin layer in which a second wiring pattern formed on a second surface of the component is buried.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJD1TS3JyE9RyE9TyE3MK01LTC4pLcrMS1dIyk8sSuFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGxpZmBkYGTkbGxKgBAMtcJDQ</recordid><startdate>20190827</startdate><enddate>20190827</enddate><creator>Koide, Masateru</creator><creator>Hoshikawa, Youichi</creator><creator>Mizutani, Daisuke</creator><creator>Fujisaki, Hidehiko</creator><creator>Kobayashi, Hiromitsu</creator><creator>Akahoshi, Tomoyuki</creator><creator>Fukui, Kei</creator><creator>Yamawaki, Seigo</creator><creator>Watanabe, Manabu</creator><scope>EVB</scope></search><sort><creationdate>20190827</creationdate><title>Method of manufacturing board</title><author>Koide, Masateru ; Hoshikawa, Youichi ; Mizutani, Daisuke ; Fujisaki, Hidehiko ; Kobayashi, Hiromitsu ; Akahoshi, Tomoyuki ; Fukui, Kei ; Yamawaki, Seigo ; Watanabe, Manabu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10396020B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Koide, Masateru</creatorcontrib><creatorcontrib>Hoshikawa, Youichi</creatorcontrib><creatorcontrib>Mizutani, Daisuke</creatorcontrib><creatorcontrib>Fujisaki, Hidehiko</creatorcontrib><creatorcontrib>Kobayashi, Hiromitsu</creatorcontrib><creatorcontrib>Akahoshi, Tomoyuki</creatorcontrib><creatorcontrib>Fukui, Kei</creatorcontrib><creatorcontrib>Yamawaki, Seigo</creatorcontrib><creatorcontrib>Watanabe, Manabu</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Koide, Masateru</au><au>Hoshikawa, Youichi</au><au>Mizutani, Daisuke</au><au>Fujisaki, Hidehiko</au><au>Kobayashi, Hiromitsu</au><au>Akahoshi, Tomoyuki</au><au>Fukui, Kei</au><au>Yamawaki, Seigo</au><au>Watanabe, Manabu</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of manufacturing board</title><date>2019-08-27</date><risdate>2019</risdate><abstract>A board includes a plate-shaped member having a first wiring pattern, a first resin layer formed on a first surface of the plate-shaped member, the first surface having the first wiring pattern, a second resin layer stacked on the first resin layer, and a component fixed to the second resin layer in which a second wiring pattern formed on a second surface of the component is buried.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10396020B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
title Method of manufacturing board
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T21%3A25%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Koide,%20Masateru&rft.date=2019-08-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10396020B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true