Managing lowest point of coherency (LPC) memory using a service layer adapter
Managing lowest point of coherency (LPC) memory using a service layer adapter, the adapter coupled to a processor and an accelerator on a host computing system, the processor configured for symmetric multi-processing, including receiving, by the adapter, a memory access instruction from the accelera...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Starke, William J Adar, Etai Stuecheli, Jeffrey A Arimilli, Lakshminarayana B Blaner, Bartholomew Benjamini, Yiftach |
| description | Managing lowest point of coherency (LPC) memory using a service layer adapter, the adapter coupled to a processor and an accelerator on a host computing system, the processor configured for symmetric multi-processing, including receiving, by the adapter, a memory access instruction from the accelerator; retrieving, by the adapter, a real address for the memory access instruction; determining, using base address registers on the adapter, that the real address targets the LPC memory, wherein the base address registers direct memory access requests between the LPC memory and other memory locations on the host computing system; and sending, by the adapter, the memory access instruction and the real address to a media controller for the LPC memory, wherein the media controller for the LPC memory is attached to the adapter via a memory interface. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10394711B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10394711B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10394711B23</originalsourceid><addsrcrecordid>eNqNyrEKwjAUBdAsDqL-w3PTQbBWEFeL4mBBUOfyiLc1kOaFJCr5exH8AKeznKGqa3bcGdeRlTdiIi_GJZKWtDwQ4HSm2elczalHLyHTM34zU0R4GQ2ynBGI7-wTwlgNWrYRk58jNT3sr9VxAS8NomcNh9TcLsWy3K43RbFblf-cD3LMNXo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Managing lowest point of coherency (LPC) memory using a service layer adapter</title><source>esp@cenet</source><creator>Starke, William J ; Adar, Etai ; Stuecheli, Jeffrey A ; Arimilli, Lakshminarayana B ; Blaner, Bartholomew ; Benjamini, Yiftach</creator><creatorcontrib>Starke, William J ; Adar, Etai ; Stuecheli, Jeffrey A ; Arimilli, Lakshminarayana B ; Blaner, Bartholomew ; Benjamini, Yiftach</creatorcontrib><description>Managing lowest point of coherency (LPC) memory using a service layer adapter, the adapter coupled to a processor and an accelerator on a host computing system, the processor configured for symmetric multi-processing, including receiving, by the adapter, a memory access instruction from the accelerator; retrieving, by the adapter, a real address for the memory access instruction; determining, using base address registers on the adapter, that the real address targets the LPC memory, wherein the base address registers direct memory access requests between the LPC memory and other memory locations on the host computing system; and sending, by the adapter, the memory access instruction and the real address to a media controller for the LPC memory, wherein the media controller for the LPC memory is attached to the adapter via a memory interface.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190827&DB=EPODOC&CC=US&NR=10394711B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190827&DB=EPODOC&CC=US&NR=10394711B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Starke, William J</creatorcontrib><creatorcontrib>Adar, Etai</creatorcontrib><creatorcontrib>Stuecheli, Jeffrey A</creatorcontrib><creatorcontrib>Arimilli, Lakshminarayana B</creatorcontrib><creatorcontrib>Blaner, Bartholomew</creatorcontrib><creatorcontrib>Benjamini, Yiftach</creatorcontrib><title>Managing lowest point of coherency (LPC) memory using a service layer adapter</title><description>Managing lowest point of coherency (LPC) memory using a service layer adapter, the adapter coupled to a processor and an accelerator on a host computing system, the processor configured for symmetric multi-processing, including receiving, by the adapter, a memory access instruction from the accelerator; retrieving, by the adapter, a real address for the memory access instruction; determining, using base address registers on the adapter, that the real address targets the LPC memory, wherein the base address registers direct memory access requests between the LPC memory and other memory locations on the host computing system; and sending, by the adapter, the memory access instruction and the real address to a media controller for the LPC memory, wherein the media controller for the LPC memory is attached to the adapter via a memory interface.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAUBdAsDqL-w3PTQbBWEFeL4mBBUOfyiLc1kOaFJCr5exH8AKeznKGqa3bcGdeRlTdiIi_GJZKWtDwQ4HSm2elczalHLyHTM34zU0R4GQ2ynBGI7-wTwlgNWrYRk58jNT3sr9VxAS8NomcNh9TcLsWy3K43RbFblf-cD3LMNXo</recordid><startdate>20190827</startdate><enddate>20190827</enddate><creator>Starke, William J</creator><creator>Adar, Etai</creator><creator>Stuecheli, Jeffrey A</creator><creator>Arimilli, Lakshminarayana B</creator><creator>Blaner, Bartholomew</creator><creator>Benjamini, Yiftach</creator><scope>EVB</scope></search><sort><creationdate>20190827</creationdate><title>Managing lowest point of coherency (LPC) memory using a service layer adapter</title><author>Starke, William J ; Adar, Etai ; Stuecheli, Jeffrey A ; Arimilli, Lakshminarayana B ; Blaner, Bartholomew ; Benjamini, Yiftach</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10394711B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Starke, William J</creatorcontrib><creatorcontrib>Adar, Etai</creatorcontrib><creatorcontrib>Stuecheli, Jeffrey A</creatorcontrib><creatorcontrib>Arimilli, Lakshminarayana B</creatorcontrib><creatorcontrib>Blaner, Bartholomew</creatorcontrib><creatorcontrib>Benjamini, Yiftach</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Starke, William J</au><au>Adar, Etai</au><au>Stuecheli, Jeffrey A</au><au>Arimilli, Lakshminarayana B</au><au>Blaner, Bartholomew</au><au>Benjamini, Yiftach</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Managing lowest point of coherency (LPC) memory using a service layer adapter</title><date>2019-08-27</date><risdate>2019</risdate><abstract>Managing lowest point of coherency (LPC) memory using a service layer adapter, the adapter coupled to a processor and an accelerator on a host computing system, the processor configured for symmetric multi-processing, including receiving, by the adapter, a memory access instruction from the accelerator; retrieving, by the adapter, a real address for the memory access instruction; determining, using base address registers on the adapter, that the real address targets the LPC memory, wherein the base address registers direct memory access requests between the LPC memory and other memory locations on the host computing system; and sending, by the adapter, the memory access instruction and the real address to a media controller for the LPC memory, wherein the media controller for the LPC memory is attached to the adapter via a memory interface.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US10394711B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Managing lowest point of coherency (LPC) memory using a service layer adapter |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T02%3A30%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Starke,%20William%20J&rft.date=2019-08-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10394711B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |