High speed on-chip precision buffer with switched-load rejection

A buffer system may have an output for driving a switched load that changes during periods indicated by a switching signal. The buffer system may operate in a closed loop when the switching signal indicates that a load change is not taking place by comparing a signal indicative of the output of the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Van Duyne, Stephen Todd, Xiao, Zhiming, Lazarov, Kalin Valeriev
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Van Duyne, Stephen Todd
Xiao, Zhiming
Lazarov, Kalin Valeriev
description A buffer system may have an output for driving a switched load that changes during periods indicated by a switching signal. The buffer system may operate in a closed loop when the switching signal indicates that a load change is not taking place by comparing a signal indicative of the output of the buffer system with a reference voltage. The buffer system may operate in an open loop when the switching signal indicates that a load change is taking place by not comparing signal indicative of the output of the buffer system with the reference voltage. Both the buffer system and the switched load may be on the same chip.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10367486B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10367486B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10367486B23</originalsourceid><addsrcrecordid>eNrjZHDwyEzPUCguSE1NUcjP003OyCxQKChKTc4szszPU0gqTUtLLVIozywBqgGSyRmpKbo5-YkpCkWpWanJJUA1PAysaYk5xam8UJqbQdHNNcTZQze1ID8-tbggMTk1L7UkPjTY0MDYzNzEwszJyJgYNQC6KzFt</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>High speed on-chip precision buffer with switched-load rejection</title><source>esp@cenet</source><creator>Van Duyne, Stephen Todd ; Xiao, Zhiming ; Lazarov, Kalin Valeriev</creator><creatorcontrib>Van Duyne, Stephen Todd ; Xiao, Zhiming ; Lazarov, Kalin Valeriev</creatorcontrib><description>A buffer system may have an output for driving a switched load that changes during periods indicated by a switching signal. The buffer system may operate in a closed loop when the switching signal indicates that a load change is not taking place by comparing a signal indicative of the output of the buffer system with a reference voltage. The buffer system may operate in an open loop when the switching signal indicates that a load change is taking place by not comparing signal indicative of the output of the buffer system with the reference voltage. Both the buffer system and the switched load may be on the same chip.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190730&amp;DB=EPODOC&amp;CC=US&amp;NR=10367486B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190730&amp;DB=EPODOC&amp;CC=US&amp;NR=10367486B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Van Duyne, Stephen Todd</creatorcontrib><creatorcontrib>Xiao, Zhiming</creatorcontrib><creatorcontrib>Lazarov, Kalin Valeriev</creatorcontrib><title>High speed on-chip precision buffer with switched-load rejection</title><description>A buffer system may have an output for driving a switched load that changes during periods indicated by a switching signal. The buffer system may operate in a closed loop when the switching signal indicates that a load change is not taking place by comparing a signal indicative of the output of the buffer system with a reference voltage. The buffer system may operate in an open loop when the switching signal indicates that a load change is taking place by not comparing signal indicative of the output of the buffer system with the reference voltage. Both the buffer system and the switched load may be on the same chip.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDwyEzPUCguSE1NUcjP003OyCxQKChKTc4szszPU0gqTUtLLVIozywBqgGSyRmpKbo5-YkpCkWpWanJJUA1PAysaYk5xam8UJqbQdHNNcTZQze1ID8-tbggMTk1L7UkPjTY0MDYzNzEwszJyJgYNQC6KzFt</recordid><startdate>20190730</startdate><enddate>20190730</enddate><creator>Van Duyne, Stephen Todd</creator><creator>Xiao, Zhiming</creator><creator>Lazarov, Kalin Valeriev</creator><scope>EVB</scope></search><sort><creationdate>20190730</creationdate><title>High speed on-chip precision buffer with switched-load rejection</title><author>Van Duyne, Stephen Todd ; Xiao, Zhiming ; Lazarov, Kalin Valeriev</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10367486B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>Van Duyne, Stephen Todd</creatorcontrib><creatorcontrib>Xiao, Zhiming</creatorcontrib><creatorcontrib>Lazarov, Kalin Valeriev</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Van Duyne, Stephen Todd</au><au>Xiao, Zhiming</au><au>Lazarov, Kalin Valeriev</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>High speed on-chip precision buffer with switched-load rejection</title><date>2019-07-30</date><risdate>2019</risdate><abstract>A buffer system may have an output for driving a switched load that changes during periods indicated by a switching signal. The buffer system may operate in a closed loop when the switching signal indicates that a load change is not taking place by comparing a signal indicative of the output of the buffer system with a reference voltage. The buffer system may operate in an open loop when the switching signal indicates that a load change is taking place by not comparing signal indicative of the output of the buffer system with the reference voltage. Both the buffer system and the switched load may be on the same chip.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10367486B2
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title High speed on-chip precision buffer with switched-load rejection
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T22%3A40%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Van%20Duyne,%20Stephen%20Todd&rft.date=2019-07-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10367486B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true