Memory array with individually trimmable sense amplifiers

Memory array with individually trimmable sense amplifiers

A device includes an array of memory cells, input/output lines coupled to the memory cells, and sense amplifiers coupled to the input/output lines. Each sense amplifier is associated with a respective input/output line. The device also includes trim circuits. Each trim circuit is associated with and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Louie, Benjamin, Berger, Neal, El Baraji, Mourad, Karmakar, Susmita
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Louie, Benjamin
Berger, Neal
El Baraji, Mourad
Karmakar, Susmita
description A device includes an array of memory cells, input/output lines coupled to the memory cells, and sense amplifiers coupled to the input/output lines. Each sense amplifier is associated with a respective input/output line. The device also includes trim circuits. Each trim circuit is associated with and coupled to a respective sense amplifier. Each sense amplifier receives a respective reference voltage that allows the sense amplifier to sense a bit value of an addressed memory cell. Each trim circuit is operable for compensating for variations in the reference voltage used by the respective sense amplifier.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10360962B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10360962B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10360962B13</originalsourceid><addsrcrecordid>eNrjZLD0Tc3NL6pUSCwqSqxUKM8syVDIzEvJLMtMKU3MyalUKCnKzM1NTMpJVShOzStOVUjMLcjJTMtMLSrmYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGBsZmBpZmRk6GxsSoAQCKuS9x</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory array with individually trimmable sense amplifiers</title><source>esp@cenet</source><creator>Louie, Benjamin ; Berger, Neal ; El Baraji, Mourad ; Karmakar, Susmita</creator><creatorcontrib>Louie, Benjamin ; Berger, Neal ; El Baraji, Mourad ; Karmakar, Susmita</creatorcontrib><description>A device includes an array of memory cells, input/output lines coupled to the memory cells, and sense amplifiers coupled to the input/output lines. Each sense amplifier is associated with a respective input/output line. The device also includes trim circuits. Each trim circuit is associated with and coupled to a respective sense amplifier. Each sense amplifier receives a respective reference voltage that allows the sense amplifier to sense a bit value of an addressed memory cell. Each trim circuit is operable for compensating for variations in the reference voltage used by the respective sense amplifier.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190723&amp;DB=EPODOC&amp;CC=US&amp;NR=10360962B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190723&amp;DB=EPODOC&amp;CC=US&amp;NR=10360962B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Louie, Benjamin</creatorcontrib><creatorcontrib>Berger, Neal</creatorcontrib><creatorcontrib>El Baraji, Mourad</creatorcontrib><creatorcontrib>Karmakar, Susmita</creatorcontrib><title>Memory array with individually trimmable sense amplifiers</title><description>A device includes an array of memory cells, input/output lines coupled to the memory cells, and sense amplifiers coupled to the input/output lines. Each sense amplifier is associated with a respective input/output line. The device also includes trim circuits. Each trim circuit is associated with and coupled to a respective sense amplifier. Each sense amplifier receives a respective reference voltage that allows the sense amplifier to sense a bit value of an addressed memory cell. Each trim circuit is operable for compensating for variations in the reference voltage used by the respective sense amplifier.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD0Tc3NL6pUSCwqSqxUKM8syVDIzEvJLMtMKU3MyalUKCnKzM1NTMpJVShOzStOVUjMLcjJTMtMLSrmYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxocGGBsZmBpZmRk6GxsSoAQCKuS9x</recordid><startdate>20190723</startdate><enddate>20190723</enddate><creator>Louie, Benjamin</creator><creator>Berger, Neal</creator><creator>El Baraji, Mourad</creator><creator>Karmakar, Susmita</creator><scope>EVB</scope></search><sort><creationdate>20190723</creationdate><title>Memory array with individually trimmable sense amplifiers</title><author>Louie, Benjamin ; Berger, Neal ; El Baraji, Mourad ; Karmakar, Susmita</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10360962B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Louie, Benjamin</creatorcontrib><creatorcontrib>Berger, Neal</creatorcontrib><creatorcontrib>El Baraji, Mourad</creatorcontrib><creatorcontrib>Karmakar, Susmita</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Louie, Benjamin</au><au>Berger, Neal</au><au>El Baraji, Mourad</au><au>Karmakar, Susmita</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory array with individually trimmable sense amplifiers</title><date>2019-07-23</date><risdate>2019</risdate><abstract>A device includes an array of memory cells, input/output lines coupled to the memory cells, and sense amplifiers coupled to the input/output lines. Each sense amplifier is associated with a respective input/output line. The device also includes trim circuits. Each trim circuit is associated with and coupled to a respective sense amplifier. Each sense amplifier receives a respective reference voltage that allows the sense amplifier to sense a bit value of an addressed memory cell. Each trim circuit is operable for compensating for variations in the reference voltage used by the respective sense amplifier.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10360962B1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title Memory array with individually trimmable sense amplifiers
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T12%3A35%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Louie,%20Benjamin&rft.date=2019-07-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10360962B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true