Power transistor with terminal trenches in terminal resurf regions

A device includes a transistor formed on a substrate. The transistor includes an n-type drain contact layer, an n-type drain layer, an oxide layer, a p-type body region, a p-type terminal region, body trenches, and terminal trenches. The n-type drain contact layer is near a bottom surface of the sub...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Molloy, Simon John, Suzuki, Satoshi, Sridhar, Seetharaman, Kocon, Christopher Boguslaw, Kawahara, Hideaki
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Molloy, Simon John
Suzuki, Satoshi
Sridhar, Seetharaman
Kocon, Christopher Boguslaw
Kawahara, Hideaki
description A device includes a transistor formed on a substrate. The transistor includes an n-type drain contact layer, an n-type drain layer, an oxide layer, a p-type body region, a p-type terminal region, body trenches, and terminal trenches. The n-type drain contact layer is near a bottom surface of the substrate. The n-type drain layer is positioned on the n-type drain contact layer. The oxide layer circumscribes a transistor region. The p-type body region is positioned within the transistor region. The p-type terminal region extends from under the oxide layer to an edge of the transistor region, thereby forming a contiguous junction with the p-type body region. The body trenches is within the transistor region and interleaves with the p-type body region, whereas the terminal trenches is outside the transistor region and interleaves with the p-type terminal region.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10256337B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10256337B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10256337B23</originalsourceid><addsrcrecordid>eNrjZHAKyC9PLVIoKUrMK84sLskvUijPLMlQKEktys3MS8wBSqTmJWekFitk5iEEi1KLS4vSgFR6Zn5eMQ8Da1piTnEqL5TmZlB0cw1x9tBNLciPTy0uSExOzUstiQ8NNjQwMjUzNjZ3MjImRg0AnxAy7g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Power transistor with terminal trenches in terminal resurf regions</title><source>esp@cenet</source><creator>Molloy, Simon John ; Suzuki, Satoshi ; Sridhar, Seetharaman ; Kocon, Christopher Boguslaw ; Kawahara, Hideaki</creator><creatorcontrib>Molloy, Simon John ; Suzuki, Satoshi ; Sridhar, Seetharaman ; Kocon, Christopher Boguslaw ; Kawahara, Hideaki</creatorcontrib><description>A device includes a transistor formed on a substrate. The transistor includes an n-type drain contact layer, an n-type drain layer, an oxide layer, a p-type body region, a p-type terminal region, body trenches, and terminal trenches. The n-type drain contact layer is near a bottom surface of the substrate. The n-type drain layer is positioned on the n-type drain contact layer. The oxide layer circumscribes a transistor region. The p-type body region is positioned within the transistor region. The p-type terminal region extends from under the oxide layer to an edge of the transistor region, thereby forming a contiguous junction with the p-type body region. The body trenches is within the transistor region and interleaves with the p-type body region, whereas the terminal trenches is outside the transistor region and interleaves with the p-type terminal region.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190409&amp;DB=EPODOC&amp;CC=US&amp;NR=10256337B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190409&amp;DB=EPODOC&amp;CC=US&amp;NR=10256337B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Molloy, Simon John</creatorcontrib><creatorcontrib>Suzuki, Satoshi</creatorcontrib><creatorcontrib>Sridhar, Seetharaman</creatorcontrib><creatorcontrib>Kocon, Christopher Boguslaw</creatorcontrib><creatorcontrib>Kawahara, Hideaki</creatorcontrib><title>Power transistor with terminal trenches in terminal resurf regions</title><description>A device includes a transistor formed on a substrate. The transistor includes an n-type drain contact layer, an n-type drain layer, an oxide layer, a p-type body region, a p-type terminal region, body trenches, and terminal trenches. The n-type drain contact layer is near a bottom surface of the substrate. The n-type drain layer is positioned on the n-type drain contact layer. The oxide layer circumscribes a transistor region. The p-type body region is positioned within the transistor region. The p-type terminal region extends from under the oxide layer to an edge of the transistor region, thereby forming a contiguous junction with the p-type body region. The body trenches is within the transistor region and interleaves with the p-type body region, whereas the terminal trenches is outside the transistor region and interleaves with the p-type terminal region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAKyC9PLVIoKUrMK84sLskvUijPLMlQKEktys3MS8wBSqTmJWekFitk5iEEi1KLS4vSgFR6Zn5eMQ8Da1piTnEqL5TmZlB0cw1x9tBNLciPTy0uSExOzUstiQ8NNjQwMjUzNjZ3MjImRg0AnxAy7g</recordid><startdate>20190409</startdate><enddate>20190409</enddate><creator>Molloy, Simon John</creator><creator>Suzuki, Satoshi</creator><creator>Sridhar, Seetharaman</creator><creator>Kocon, Christopher Boguslaw</creator><creator>Kawahara, Hideaki</creator><scope>EVB</scope></search><sort><creationdate>20190409</creationdate><title>Power transistor with terminal trenches in terminal resurf regions</title><author>Molloy, Simon John ; Suzuki, Satoshi ; Sridhar, Seetharaman ; Kocon, Christopher Boguslaw ; Kawahara, Hideaki</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10256337B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Molloy, Simon John</creatorcontrib><creatorcontrib>Suzuki, Satoshi</creatorcontrib><creatorcontrib>Sridhar, Seetharaman</creatorcontrib><creatorcontrib>Kocon, Christopher Boguslaw</creatorcontrib><creatorcontrib>Kawahara, Hideaki</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Molloy, Simon John</au><au>Suzuki, Satoshi</au><au>Sridhar, Seetharaman</au><au>Kocon, Christopher Boguslaw</au><au>Kawahara, Hideaki</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Power transistor with terminal trenches in terminal resurf regions</title><date>2019-04-09</date><risdate>2019</risdate><abstract>A device includes a transistor formed on a substrate. The transistor includes an n-type drain contact layer, an n-type drain layer, an oxide layer, a p-type body region, a p-type terminal region, body trenches, and terminal trenches. The n-type drain contact layer is near a bottom surface of the substrate. The n-type drain layer is positioned on the n-type drain contact layer. The oxide layer circumscribes a transistor region. The p-type body region is positioned within the transistor region. The p-type terminal region extends from under the oxide layer to an edge of the transistor region, thereby forming a contiguous junction with the p-type body region. The body trenches is within the transistor region and interleaves with the p-type body region, whereas the terminal trenches is outside the transistor region and interleaves with the p-type terminal region.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10256337B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Power transistor with terminal trenches in terminal resurf regions
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T04%3A04%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Molloy,%20Simon%20John&rft.date=2019-04-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10256337B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true