Adaptive CPU NUMA scheduling

Adaptive CPU NUMA scheduling

Systems and methods for performing selection of non-uniform memory access (NUMA) nodes for mapping of virtual central processing unit (vCPU) operations to physical processors are provided. A CPU scheduler evaluates the latency between various candidate processors and the memory associated with the v...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Zheng, Haoqiang, Zaroo, Puneet, Kim, Seongbeom, Venkatasubramanian, Rajesh
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Zheng, Haoqiang
Zaroo, Puneet
Kim, Seongbeom
Venkatasubramanian, Rajesh
description Systems and methods for performing selection of non-uniform memory access (NUMA) nodes for mapping of virtual central processing unit (vCPU) operations to physical processors are provided. A CPU scheduler evaluates the latency between various candidate processors and the memory associated with the vCPU, and the size of the working set of the associated memory, and the vCPU scheduler selects an optimal processor for execution of a vCPU based on the expected memory access latency and the characteristics of the vCPU and the processors. The systems and methods further provide for monitoring system characteristics and rescheduling the vCPUs when other placements provide improved performance and efficiency.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10255091B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10255091B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10255091B23</originalsourceid><addsrcrecordid>eNrjZJBxTEksKMksS1VwDghV8Av1dVQoTs5ITSnNycxL52FgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhgZGpqYGloZORsbEqAEAQe4i8g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Adaptive CPU NUMA scheduling</title><source>esp@cenet</source><creator>Zheng, Haoqiang ; Zaroo, Puneet ; Kim, Seongbeom ; Venkatasubramanian, Rajesh</creator><creatorcontrib>Zheng, Haoqiang ; Zaroo, Puneet ; Kim, Seongbeom ; Venkatasubramanian, Rajesh</creatorcontrib><description>Systems and methods for performing selection of non-uniform memory access (NUMA) nodes for mapping of virtual central processing unit (vCPU) operations to physical processors are provided. A CPU scheduler evaluates the latency between various candidate processors and the memory associated with the vCPU, and the size of the working set of the associated memory, and the vCPU scheduler selects an optimal processor for execution of a vCPU based on the expected memory access latency and the characteristics of the vCPU and the processors. The systems and methods further provide for monitoring system characteristics and rescheduling the vCPUs when other placements provide improved performance and efficiency.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190409&amp;DB=EPODOC&amp;CC=US&amp;NR=10255091B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190409&amp;DB=EPODOC&amp;CC=US&amp;NR=10255091B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Zheng, Haoqiang</creatorcontrib><creatorcontrib>Zaroo, Puneet</creatorcontrib><creatorcontrib>Kim, Seongbeom</creatorcontrib><creatorcontrib>Venkatasubramanian, Rajesh</creatorcontrib><title>Adaptive CPU NUMA scheduling</title><description>Systems and methods for performing selection of non-uniform memory access (NUMA) nodes for mapping of virtual central processing unit (vCPU) operations to physical processors are provided. A CPU scheduler evaluates the latency between various candidate processors and the memory associated with the vCPU, and the size of the working set of the associated memory, and the vCPU scheduler selects an optimal processor for execution of a vCPU based on the expected memory access latency and the characteristics of the vCPU and the processors. The systems and methods further provide for monitoring system characteristics and rescheduling the vCPUs when other placements provide improved performance and efficiency.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJBxTEksKMksS1VwDghV8Av1dVQoTs5ITSnNycxL52FgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8aHBhgZGpqYGloZORsbEqAEAQe4i8g</recordid><startdate>20190409</startdate><enddate>20190409</enddate><creator>Zheng, Haoqiang</creator><creator>Zaroo, Puneet</creator><creator>Kim, Seongbeom</creator><creator>Venkatasubramanian, Rajesh</creator><scope>EVB</scope></search><sort><creationdate>20190409</creationdate><title>Adaptive CPU NUMA scheduling</title><author>Zheng, Haoqiang ; Zaroo, Puneet ; Kim, Seongbeom ; Venkatasubramanian, Rajesh</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10255091B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Zheng, Haoqiang</creatorcontrib><creatorcontrib>Zaroo, Puneet</creatorcontrib><creatorcontrib>Kim, Seongbeom</creatorcontrib><creatorcontrib>Venkatasubramanian, Rajesh</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zheng, Haoqiang</au><au>Zaroo, Puneet</au><au>Kim, Seongbeom</au><au>Venkatasubramanian, Rajesh</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Adaptive CPU NUMA scheduling</title><date>2019-04-09</date><risdate>2019</risdate><abstract>Systems and methods for performing selection of non-uniform memory access (NUMA) nodes for mapping of virtual central processing unit (vCPU) operations to physical processors are provided. A CPU scheduler evaluates the latency between various candidate processors and the memory associated with the vCPU, and the size of the working set of the associated memory, and the vCPU scheduler selects an optimal processor for execution of a vCPU based on the expected memory access latency and the characteristics of the vCPU and the processors. The systems and methods further provide for monitoring system characteristics and rescheduling the vCPUs when other placements provide improved performance and efficiency.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10255091B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Adaptive CPU NUMA scheduling
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T18%3A21%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Zheng,%20Haoqiang&rft.date=2019-04-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10255091B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true