Semiconductor integrated circuit apparatus and manufacturing method for same

A semiconductor integrated circuit apparatus and a manufacturing method for the same are provided in such a manner that a leak current caused by a ballast resistor is reduced, and at the same time, the inconsistency in the leak current is reduced. The peak impurity concentration of the ballast resis...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Matsuura, Katsuyoshi, Ariyoshi, Junichi
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Matsuura, Katsuyoshi
Ariyoshi, Junichi
description A semiconductor integrated circuit apparatus and a manufacturing method for the same are provided in such a manner that a leak current caused by a ballast resistor is reduced, and at the same time, the inconsistency in the leak current is reduced. The peak impurity concentration of the ballast resistors is made smaller than the peak impurity concentration in the extension regions, and the depth of the ballast resistors is made greater than the depth of the extension regions.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10236286B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10236286B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10236286B23</originalsourceid><addsrcrecordid>eNqNizEKAjEQANNYiPqH9QGC5uCwVhQLu9P6WDabu4DZhGTzf6_wAVYDw8zaPAeOgZK4RpoKBFGeCio7oFCoBQXMGRfTKqA4iCjNI2krQSaIrHNy4JezYuStWXn8VN79uDH7--11fRw4p5FrRmJhHd_D6Wi73p77i-3-ab4Qwja-</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor integrated circuit apparatus and manufacturing method for same</title><source>esp@cenet</source><creator>Matsuura, Katsuyoshi ; Ariyoshi, Junichi</creator><creatorcontrib>Matsuura, Katsuyoshi ; Ariyoshi, Junichi</creatorcontrib><description>A semiconductor integrated circuit apparatus and a manufacturing method for the same are provided in such a manner that a leak current caused by a ballast resistor is reduced, and at the same time, the inconsistency in the leak current is reduced. The peak impurity concentration of the ballast resistors is made smaller than the peak impurity concentration in the extension regions, and the depth of the ballast resistors is made greater than the depth of the extension regions.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190319&amp;DB=EPODOC&amp;CC=US&amp;NR=10236286B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190319&amp;DB=EPODOC&amp;CC=US&amp;NR=10236286B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Matsuura, Katsuyoshi</creatorcontrib><creatorcontrib>Ariyoshi, Junichi</creatorcontrib><title>Semiconductor integrated circuit apparatus and manufacturing method for same</title><description>A semiconductor integrated circuit apparatus and a manufacturing method for the same are provided in such a manner that a leak current caused by a ballast resistor is reduced, and at the same time, the inconsistency in the leak current is reduced. The peak impurity concentration of the ballast resistors is made smaller than the peak impurity concentration in the extension regions, and the depth of the ballast resistors is made greater than the depth of the extension regions.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNizEKAjEQANNYiPqH9QGC5uCwVhQLu9P6WDabu4DZhGTzf6_wAVYDw8zaPAeOgZK4RpoKBFGeCio7oFCoBQXMGRfTKqA4iCjNI2krQSaIrHNy4JezYuStWXn8VN79uDH7--11fRw4p5FrRmJhHd_D6Wi73p77i-3-ab4Qwja-</recordid><startdate>20190319</startdate><enddate>20190319</enddate><creator>Matsuura, Katsuyoshi</creator><creator>Ariyoshi, Junichi</creator><scope>EVB</scope></search><sort><creationdate>20190319</creationdate><title>Semiconductor integrated circuit apparatus and manufacturing method for same</title><author>Matsuura, Katsuyoshi ; Ariyoshi, Junichi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10236286B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Matsuura, Katsuyoshi</creatorcontrib><creatorcontrib>Ariyoshi, Junichi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Matsuura, Katsuyoshi</au><au>Ariyoshi, Junichi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor integrated circuit apparatus and manufacturing method for same</title><date>2019-03-19</date><risdate>2019</risdate><abstract>A semiconductor integrated circuit apparatus and a manufacturing method for the same are provided in such a manner that a leak current caused by a ballast resistor is reduced, and at the same time, the inconsistency in the leak current is reduced. The peak impurity concentration of the ballast resistors is made smaller than the peak impurity concentration in the extension regions, and the depth of the ballast resistors is made greater than the depth of the extension regions.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10236286B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor integrated circuit apparatus and manufacturing method for same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T21%3A58%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Matsuura,%20Katsuyoshi&rft.date=2019-03-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10236286B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true