Memory operation threshold adjustment based on bit line integrity data

A data storage device includes a controller and a memory. The memory is coupled to the controller. The memory includes storage elements coupled to bit lines. The controller is configured to access bit line integrity data corresponding to a region of the memory, the bit line integrity data indicating...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Shlick, Mark, Ben-Rubi, Refael, Peltz, Uri, Turgeman, Ahiad, Shir, Uri
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Shlick, Mark Ben-Rubi, Refael Peltz, Uri Turgeman, Ahiad Shir, Uri
description	A data storage device includes a controller and a memory. The memory is coupled to the controller. The memory includes storage elements coupled to bit lines. The controller is configured to access bit line integrity data corresponding to a region of the memory, the bit line integrity data indicating a number of bit lines. The controller is also configured to store data related to a memory operation threshold based on the number of bit lines.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10162538B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10162538B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10162538B23</originalsourceid><addsrcrecordid>eNrjZHDzTc3NL6pUyC9ILUosyczPUyjJKEotzsjPSVFITMkqLS7JTc0rUUhKLE5NUQDKJmWWKORk5qUqZOaVpKYXZZZUKqQkliTyMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JL40GBDA0MzI1NjCycjY2LUAABlMDQH</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory operation threshold adjustment based on bit line integrity data</title><source>esp@cenet</source><creator>Shlick, Mark ; Ben-Rubi, Refael ; Peltz, Uri ; Turgeman, Ahiad ; Shir, Uri</creator><creatorcontrib>Shlick, Mark ; Ben-Rubi, Refael ; Peltz, Uri ; Turgeman, Ahiad ; Shir, Uri</creatorcontrib><description>A data storage device includes a controller and a memory. The memory is coupled to the controller. The memory includes storage elements coupled to bit lines. The controller is configured to access bit line integrity data corresponding to a region of the memory, the bit line integrity data indicating a number of bit lines. The controller is also configured to store data related to a memory operation threshold based on the number of bit lines.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181225&DB=EPODOC&CC=US&NR=10162538B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181225&DB=EPODOC&CC=US&NR=10162538B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Shlick, Mark</creatorcontrib><creatorcontrib>Ben-Rubi, Refael</creatorcontrib><creatorcontrib>Peltz, Uri</creatorcontrib><creatorcontrib>Turgeman, Ahiad</creatorcontrib><creatorcontrib>Shir, Uri</creatorcontrib><title>Memory operation threshold adjustment based on bit line integrity data</title><description>A data storage device includes a controller and a memory. The memory is coupled to the controller. The memory includes storage elements coupled to bit lines. The controller is configured to access bit line integrity data corresponding to a region of the memory, the bit line integrity data indicating a number of bit lines. The controller is also configured to store data related to a memory operation threshold based on the number of bit lines.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDzTc3NL6pUyC9ILUosyczPUyjJKEotzsjPSVFITMkqLS7JTc0rUUhKLE5NUQDKJmWWKORk5qUqZOaVpKYXZZZUKqQkliTyMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JL40GBDA0MzI1NjCycjY2LUAABlMDQH</recordid><startdate>20181225</startdate><enddate>20181225</enddate><creator>Shlick, Mark</creator><creator>Ben-Rubi, Refael</creator><creator>Peltz, Uri</creator><creator>Turgeman, Ahiad</creator><creator>Shir, Uri</creator><scope>EVB</scope></search><sort><creationdate>20181225</creationdate><title>Memory operation threshold adjustment based on bit line integrity data</title><author>Shlick, Mark ; Ben-Rubi, Refael ; Peltz, Uri ; Turgeman, Ahiad ; Shir, Uri</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10162538B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Shlick, Mark</creatorcontrib><creatorcontrib>Ben-Rubi, Refael</creatorcontrib><creatorcontrib>Peltz, Uri</creatorcontrib><creatorcontrib>Turgeman, Ahiad</creatorcontrib><creatorcontrib>Shir, Uri</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Shlick, Mark</au><au>Ben-Rubi, Refael</au><au>Peltz, Uri</au><au>Turgeman, Ahiad</au><au>Shir, Uri</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory operation threshold adjustment based on bit line integrity data</title><date>2018-12-25</date><risdate>2018</risdate><abstract>A data storage device includes a controller and a memory. The memory is coupled to the controller. The memory includes storage elements coupled to bit lines. The controller is configured to access bit line integrity data corresponding to a region of the memory, the bit line integrity data indicating a number of bit lines. The controller is also configured to store data related to a memory operation threshold based on the number of bit lines.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US10162538B2
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES
title	Memory operation threshold adjustment based on bit line integrity data
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T16%3A03%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Shlick,%20Mark&rft.date=2018-12-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10162538B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true