System and method for generating cross-core breakpoints in a multi-core microcontroller

System and method for generating cross-core breakpoints in a multi-core microcontroller

In a debugging method for an integrated circuit device which has multiple processing cores, a debugging breakpoint is activated at a first processor core in the integrated circuit device. Upon activation, the debugging breakpoint stops execution of instructions in the first processor core and the de...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Catherwood, Mike, Fall, Brian, Dumais, Alex, Wilkie, Calum, Mickey, Dave, Kris, Bryan, Sheard, Vincent
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Catherwood, Mike
Fall, Brian
Dumais, Alex
Wilkie, Calum
Mickey, Dave
Kris, Bryan
Sheard, Vincent
description In a debugging method for an integrated circuit device which has multiple processing cores, a debugging breakpoint is activated at a first processor core in the integrated circuit device. Upon activation, the debugging breakpoint stops execution of instructions in the first processor core and the debugging breakpoint is communicated to a second processor core in the integrated circuit device.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10102050B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10102050B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10102050B23</originalsourceid><addsrcrecordid>eNqNjUEKwjAQAHPxIOof1gcU0oofUBTvVTyWmG7bYLIbNuvB31vQB3iawwzM0tzbd1FM4KiHhDpxDwMLjEgoTgON4IVLqTwLwkPQPTMH0gKBwEF6RQ1fl8IceiYVjhFlbRaDiwU3P67M9ny6Hi8VZu6wZOfng3a3tra1bezeHprdP80HiHo6YQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for generating cross-core breakpoints in a multi-core microcontroller</title><source>esp@cenet</source><creator>Catherwood, Mike ; Fall, Brian ; Dumais, Alex ; Wilkie, Calum ; Mickey, Dave ; Kris, Bryan ; Sheard, Vincent</creator><creatorcontrib>Catherwood, Mike ; Fall, Brian ; Dumais, Alex ; Wilkie, Calum ; Mickey, Dave ; Kris, Bryan ; Sheard, Vincent</creatorcontrib><description>In a debugging method for an integrated circuit device which has multiple processing cores, a debugging breakpoint is activated at a first processor core in the integrated circuit device. Upon activation, the debugging breakpoint stops execution of instructions in the first processor core and the debugging breakpoint is communicated to a second processor core in the integrated circuit device.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20181016&amp;DB=EPODOC&amp;CC=US&amp;NR=10102050B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20181016&amp;DB=EPODOC&amp;CC=US&amp;NR=10102050B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Catherwood, Mike</creatorcontrib><creatorcontrib>Fall, Brian</creatorcontrib><creatorcontrib>Dumais, Alex</creatorcontrib><creatorcontrib>Wilkie, Calum</creatorcontrib><creatorcontrib>Mickey, Dave</creatorcontrib><creatorcontrib>Kris, Bryan</creatorcontrib><creatorcontrib>Sheard, Vincent</creatorcontrib><title>System and method for generating cross-core breakpoints in a multi-core microcontroller</title><description>In a debugging method for an integrated circuit device which has multiple processing cores, a debugging breakpoint is activated at a first processor core in the integrated circuit device. Upon activation, the debugging breakpoint stops execution of instructions in the first processor core and the debugging breakpoint is communicated to a second processor core in the integrated circuit device.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjUEKwjAQAHPxIOof1gcU0oofUBTvVTyWmG7bYLIbNuvB31vQB3iawwzM0tzbd1FM4KiHhDpxDwMLjEgoTgON4IVLqTwLwkPQPTMH0gKBwEF6RQ1fl8IceiYVjhFlbRaDiwU3P67M9ny6Hi8VZu6wZOfng3a3tra1bezeHprdP80HiHo6YQ</recordid><startdate>20181016</startdate><enddate>20181016</enddate><creator>Catherwood, Mike</creator><creator>Fall, Brian</creator><creator>Dumais, Alex</creator><creator>Wilkie, Calum</creator><creator>Mickey, Dave</creator><creator>Kris, Bryan</creator><creator>Sheard, Vincent</creator><scope>EVB</scope></search><sort><creationdate>20181016</creationdate><title>System and method for generating cross-core breakpoints in a multi-core microcontroller</title><author>Catherwood, Mike ; Fall, Brian ; Dumais, Alex ; Wilkie, Calum ; Mickey, Dave ; Kris, Bryan ; Sheard, Vincent</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10102050B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>Catherwood, Mike</creatorcontrib><creatorcontrib>Fall, Brian</creatorcontrib><creatorcontrib>Dumais, Alex</creatorcontrib><creatorcontrib>Wilkie, Calum</creatorcontrib><creatorcontrib>Mickey, Dave</creatorcontrib><creatorcontrib>Kris, Bryan</creatorcontrib><creatorcontrib>Sheard, Vincent</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Catherwood, Mike</au><au>Fall, Brian</au><au>Dumais, Alex</au><au>Wilkie, Calum</au><au>Mickey, Dave</au><au>Kris, Bryan</au><au>Sheard, Vincent</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for generating cross-core breakpoints in a multi-core microcontroller</title><date>2018-10-16</date><risdate>2018</risdate><abstract>In a debugging method for an integrated circuit device which has multiple processing cores, a debugging breakpoint is activated at a first processor core in the integrated circuit device. Upon activation, the debugging breakpoint stops execution of instructions in the first processor core and the debugging breakpoint is communicated to a second processor core in the integrated circuit device.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10102050B2
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title System and method for generating cross-core breakpoints in a multi-core microcontroller
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T06%3A42%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Catherwood,%20Mike&rft.date=2018-10-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10102050B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true