Methods of fabricating three-dimensional semiconductor devices
A method of fabricating a three-dimensional semiconductor device is provided. The method includes providing a substrate with a peripheral circuit region and a cell array region; forming a peripheral structure on the peripheral circuit region, and forming an electrode structure on the cell array regi...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Yoon, Boun Seo, Kieun Jang, Ki Hoon Kwon, Byoungho Kim, Hyo-Jung Kim, Ki-Woong |
| description | A method of fabricating a three-dimensional semiconductor device is provided. The method includes providing a substrate with a peripheral circuit region and a cell array region; forming a peripheral structure on the peripheral circuit region, and forming an electrode structure on the cell array region. The electrode structure includes a lower electrode, a lower insulating planarized layer on the lower electrode, and upper electrodes and upper insulating layers vertically and alternatingly stacked on the lower insulating planarized layer, and the lower insulating planarized layer may be extended to cover the peripheral structure on the peripheral circuit region. An upper insulating planarized layer is formed to cover the electrode structure and the lower insulating planarized layer on the peripheral circuit region. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10096618B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10096618B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10096618B23</originalsourceid><addsrcrecordid>eNrjZLDzTS3JyE8pVshPU0hLTCrKTE4sycxLVyjJKEpN1U3JzE3NK87Mz0vMUShOzc1Mzs9LKU0uyS9SSEkty0xOLeZhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGBpZmZoYWTkbGxKgBAJsDMVQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods of fabricating three-dimensional semiconductor devices</title><source>esp@cenet</source><creator>Yoon, Boun ; Seo, Kieun ; Jang, Ki Hoon ; Kwon, Byoungho ; Kim, Hyo-Jung ; Kim, Ki-Woong</creator><creatorcontrib>Yoon, Boun ; Seo, Kieun ; Jang, Ki Hoon ; Kwon, Byoungho ; Kim, Hyo-Jung ; Kim, Ki-Woong</creatorcontrib><description>A method of fabricating a three-dimensional semiconductor device is provided. The method includes providing a substrate with a peripheral circuit region and a cell array region; forming a peripheral structure on the peripheral circuit region, and forming an electrode structure on the cell array region. The electrode structure includes a lower electrode, a lower insulating planarized layer on the lower electrode, and upper electrodes and upper insulating layers vertically and alternatingly stacked on the lower insulating planarized layer, and the lower insulating planarized layer may be extended to cover the peripheral structure on the peripheral circuit region. An upper insulating planarized layer is formed to cover the electrode structure and the lower insulating planarized layer on the peripheral circuit region.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181009&DB=EPODOC&CC=US&NR=10096618B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181009&DB=EPODOC&CC=US&NR=10096618B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Yoon, Boun</creatorcontrib><creatorcontrib>Seo, Kieun</creatorcontrib><creatorcontrib>Jang, Ki Hoon</creatorcontrib><creatorcontrib>Kwon, Byoungho</creatorcontrib><creatorcontrib>Kim, Hyo-Jung</creatorcontrib><creatorcontrib>Kim, Ki-Woong</creatorcontrib><title>Methods of fabricating three-dimensional semiconductor devices</title><description>A method of fabricating a three-dimensional semiconductor device is provided. The method includes providing a substrate with a peripheral circuit region and a cell array region; forming a peripheral structure on the peripheral circuit region, and forming an electrode structure on the cell array region. The electrode structure includes a lower electrode, a lower insulating planarized layer on the lower electrode, and upper electrodes and upper insulating layers vertically and alternatingly stacked on the lower insulating planarized layer, and the lower insulating planarized layer may be extended to cover the peripheral structure on the peripheral circuit region. An upper insulating planarized layer is formed to cover the electrode structure and the lower insulating planarized layer on the peripheral circuit region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDzTS3JyE8pVshPU0hLTCrKTE4sycxLVyjJKEpN1U3JzE3NK87Mz0vMUShOzc1Mzs9LKU0uyS9SSEkty0xOLeZhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfGhwYYGBpZmZoYWTkbGxKgBAJsDMVQ</recordid><startdate>20181009</startdate><enddate>20181009</enddate><creator>Yoon, Boun</creator><creator>Seo, Kieun</creator><creator>Jang, Ki Hoon</creator><creator>Kwon, Byoungho</creator><creator>Kim, Hyo-Jung</creator><creator>Kim, Ki-Woong</creator><scope>EVB</scope></search><sort><creationdate>20181009</creationdate><title>Methods of fabricating three-dimensional semiconductor devices</title><author>Yoon, Boun ; Seo, Kieun ; Jang, Ki Hoon ; Kwon, Byoungho ; Kim, Hyo-Jung ; Kim, Ki-Woong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10096618B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Yoon, Boun</creatorcontrib><creatorcontrib>Seo, Kieun</creatorcontrib><creatorcontrib>Jang, Ki Hoon</creatorcontrib><creatorcontrib>Kwon, Byoungho</creatorcontrib><creatorcontrib>Kim, Hyo-Jung</creatorcontrib><creatorcontrib>Kim, Ki-Woong</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yoon, Boun</au><au>Seo, Kieun</au><au>Jang, Ki Hoon</au><au>Kwon, Byoungho</au><au>Kim, Hyo-Jung</au><au>Kim, Ki-Woong</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods of fabricating three-dimensional semiconductor devices</title><date>2018-10-09</date><risdate>2018</risdate><abstract>A method of fabricating a three-dimensional semiconductor device is provided. The method includes providing a substrate with a peripheral circuit region and a cell array region; forming a peripheral structure on the peripheral circuit region, and forming an electrode structure on the cell array region. The electrode structure includes a lower electrode, a lower insulating planarized layer on the lower electrode, and upper electrodes and upper insulating layers vertically and alternatingly stacked on the lower insulating planarized layer, and the lower insulating planarized layer may be extended to cover the peripheral structure on the peripheral circuit region. An upper insulating planarized layer is formed to cover the electrode structure and the lower insulating planarized layer on the peripheral circuit region.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US10096618B2 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Methods of fabricating three-dimensional semiconductor devices |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T12%3A25%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Yoon,%20Boun&rft.date=2018-10-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10096618B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |