Multiple-interrupt propagation scheme in a network ASIC
Embodiments of the present invention are directed to a multiple-interrupt propagation scheme, which is an automated mechanism for the specification and creation of interrupts. Interrupts originating at leaf nodes of a network chip are categorized into different service levels according to their inte...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Anand, Vishal Schmidt, Gerald Krishnamoorthy, Harish Hutchison, Guy Townsend |
| description | Embodiments of the present invention are directed to a multiple-interrupt propagation scheme, which is an automated mechanism for the specification and creation of interrupts. Interrupts originating at leaf nodes of a network chip are categorized into different service levels according to their interrupt types and are propagated to a master of the network chip via a manager. For each interrupt, depending on its service level, the manager either instantaneously propagates the interrupt or delays propagation of the interrupt to the master. The master forwards the interrupts to different destinations. A destination can be a processing element that is located on the network chip or externally on a different chip. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10078605B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10078605B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10078605B23</originalsourceid><addsrcrecordid>eNrjZDD3Lc0pySzISdXNzCtJLSoqLShRKCjKL0hMTyzJzM9TKE7OSM1NVcjMU0hUyEstKc8vylZwDPZ05mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpQOXxocGGBgbmFmYGpk5GxsSoAQDfhy3p</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multiple-interrupt propagation scheme in a network ASIC</title><source>esp@cenet</source><creator>Anand, Vishal ; Schmidt, Gerald ; Krishnamoorthy, Harish ; Hutchison, Guy Townsend</creator><creatorcontrib>Anand, Vishal ; Schmidt, Gerald ; Krishnamoorthy, Harish ; Hutchison, Guy Townsend</creatorcontrib><description>Embodiments of the present invention are directed to a multiple-interrupt propagation scheme, which is an automated mechanism for the specification and creation of interrupts. Interrupts originating at leaf nodes of a network chip are categorized into different service levels according to their interrupt types and are propagated to a master of the network chip via a manager. For each interrupt, depending on its service level, the manager either instantaneously propagates the interrupt or delays propagation of the interrupt to the master. The master forwards the interrupts to different destinations. A destination can be a processing element that is located on the network chip or externally on a different chip.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180918&DB=EPODOC&CC=US&NR=10078605B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76295</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180918&DB=EPODOC&CC=US&NR=10078605B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Anand, Vishal</creatorcontrib><creatorcontrib>Schmidt, Gerald</creatorcontrib><creatorcontrib>Krishnamoorthy, Harish</creatorcontrib><creatorcontrib>Hutchison, Guy Townsend</creatorcontrib><title>Multiple-interrupt propagation scheme in a network ASIC</title><description>Embodiments of the present invention are directed to a multiple-interrupt propagation scheme, which is an automated mechanism for the specification and creation of interrupts. Interrupts originating at leaf nodes of a network chip are categorized into different service levels according to their interrupt types and are propagated to a master of the network chip via a manager. For each interrupt, depending on its service level, the manager either instantaneously propagates the interrupt or delays propagation of the interrupt to the master. The master forwards the interrupts to different destinations. A destination can be a processing element that is located on the network chip or externally on a different chip.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD3Lc0pySzISdXNzCtJLSoqLShRKCjKL0hMTyzJzM9TKE7OSM1NVcjMU0hUyEstKc8vylZwDPZ05mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpQOXxocGGBgbmFmYGpk5GxsSoAQDfhy3p</recordid><startdate>20180918</startdate><enddate>20180918</enddate><creator>Anand, Vishal</creator><creator>Schmidt, Gerald</creator><creator>Krishnamoorthy, Harish</creator><creator>Hutchison, Guy Townsend</creator><scope>EVB</scope></search><sort><creationdate>20180918</creationdate><title>Multiple-interrupt propagation scheme in a network ASIC</title><author>Anand, Vishal ; Schmidt, Gerald ; Krishnamoorthy, Harish ; Hutchison, Guy Townsend</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10078605B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Anand, Vishal</creatorcontrib><creatorcontrib>Schmidt, Gerald</creatorcontrib><creatorcontrib>Krishnamoorthy, Harish</creatorcontrib><creatorcontrib>Hutchison, Guy Townsend</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Anand, Vishal</au><au>Schmidt, Gerald</au><au>Krishnamoorthy, Harish</au><au>Hutchison, Guy Townsend</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multiple-interrupt propagation scheme in a network ASIC</title><date>2018-09-18</date><risdate>2018</risdate><abstract>Embodiments of the present invention are directed to a multiple-interrupt propagation scheme, which is an automated mechanism for the specification and creation of interrupts. Interrupts originating at leaf nodes of a network chip are categorized into different service levels according to their interrupt types and are propagated to a master of the network chip via a manager. For each interrupt, depending on its service level, the manager either instantaneously propagates the interrupt or delays propagation of the interrupt to the master. The master forwards the interrupts to different destinations. A destination can be a processing element that is located on the network chip or externally on a different chip.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US10078605B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Multiple-interrupt propagation scheme in a network ASIC |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T09%3A45%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Anand,%20Vishal&rft.date=2018-09-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10078605B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |