Package-on-package assembly with wire bonds to encapsulation surface

Apparatuses relating to a microelectronic package are disclosed. In one such apparatus, a substrate has first contacts on an upper surface thereof. A microelectronic die has a lower surface facing the upper surface of the substrate and having second contacts on an upper surface of the microelectroni...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Osborn, Philip R, Sato, Hiroaki, Chau, Ellis, Inetaro, Kurosawa, Kang, Teck-Gyu, Mohammed, Ilyas, Hashimoto, Kiyoaki, Sakuma, Kazuo, Kikuchi, Tomoyuki, Haba, Belgacem, Wang, Wei-Shun, Masuda, Norihito
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Osborn, Philip R
Sato, Hiroaki
Chau, Ellis
Inetaro, Kurosawa
Kang, Teck-Gyu
Mohammed, Ilyas
Hashimoto, Kiyoaki
Sakuma, Kazuo
Kikuchi, Tomoyuki
Haba, Belgacem
Wang, Wei-Shun
Masuda, Norihito
description Apparatuses relating to a microelectronic package are disclosed. In one such apparatus, a substrate has first contacts on an upper surface thereof. A microelectronic die has a lower surface facing the upper surface of the substrate and having second contacts on an upper surface of the microelectronic die. Wire bonds have bases joined to the first contacts and have edge surfaces between the bases and corresponding end surfaces. A first portion of the wire bonds are interconnected between a first portion of the first contacts and the second contacts. The end surfaces of a second portion of the wire bonds are above the upper surface of the microelectronic die. A dielectric layer is above the upper surface of the substrate and between the wire bonds. The second portion of the wire bonds have uppermost portions thereof bent over to be parallel with an upper surface of the dielectric layer.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10062661B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10062661B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10062661B23</originalsourceid><addsrcrecordid>eNrjZHAJSEzOTkxP1c3P0y2AMBUSi4tTc5NyKhXKM0sygERRqkJSfl5KsUJJvkJqXnJiQXFpTmJJZn6eQnFpUVpicioPA2taYk5xKi-U5mZQdHMNcfbQTS3Ij08tBpqbmpdaEh8abGhgYGZkZmboZGRMjBoAubgzBQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Package-on-package assembly with wire bonds to encapsulation surface</title><source>esp@cenet</source><creator>Osborn, Philip R ; Sato, Hiroaki ; Chau, Ellis ; Inetaro, Kurosawa ; Kang, Teck-Gyu ; Mohammed, Ilyas ; Hashimoto, Kiyoaki ; Sakuma, Kazuo ; Kikuchi, Tomoyuki ; Haba, Belgacem ; Wang, Wei-Shun ; Masuda, Norihito</creator><creatorcontrib>Osborn, Philip R ; Sato, Hiroaki ; Chau, Ellis ; Inetaro, Kurosawa ; Kang, Teck-Gyu ; Mohammed, Ilyas ; Hashimoto, Kiyoaki ; Sakuma, Kazuo ; Kikuchi, Tomoyuki ; Haba, Belgacem ; Wang, Wei-Shun ; Masuda, Norihito</creatorcontrib><description>Apparatuses relating to a microelectronic package are disclosed. In one such apparatus, a substrate has first contacts on an upper surface thereof. A microelectronic die has a lower surface facing the upper surface of the substrate and having second contacts on an upper surface of the microelectronic die. Wire bonds have bases joined to the first contacts and have edge surfaces between the bases and corresponding end surfaces. A first portion of the wire bonds are interconnected between a first portion of the first contacts and the second contacts. The end surfaces of a second portion of the wire bonds are above the upper surface of the microelectronic die. A dielectric layer is above the upper surface of the substrate and between the wire bonds. The second portion of the wire bonds have uppermost portions thereof bent over to be parallel with an upper surface of the dielectric layer.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20180828&amp;DB=EPODOC&amp;CC=US&amp;NR=10062661B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20180828&amp;DB=EPODOC&amp;CC=US&amp;NR=10062661B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Osborn, Philip R</creatorcontrib><creatorcontrib>Sato, Hiroaki</creatorcontrib><creatorcontrib>Chau, Ellis</creatorcontrib><creatorcontrib>Inetaro, Kurosawa</creatorcontrib><creatorcontrib>Kang, Teck-Gyu</creatorcontrib><creatorcontrib>Mohammed, Ilyas</creatorcontrib><creatorcontrib>Hashimoto, Kiyoaki</creatorcontrib><creatorcontrib>Sakuma, Kazuo</creatorcontrib><creatorcontrib>Kikuchi, Tomoyuki</creatorcontrib><creatorcontrib>Haba, Belgacem</creatorcontrib><creatorcontrib>Wang, Wei-Shun</creatorcontrib><creatorcontrib>Masuda, Norihito</creatorcontrib><title>Package-on-package assembly with wire bonds to encapsulation surface</title><description>Apparatuses relating to a microelectronic package are disclosed. In one such apparatus, a substrate has first contacts on an upper surface thereof. A microelectronic die has a lower surface facing the upper surface of the substrate and having second contacts on an upper surface of the microelectronic die. Wire bonds have bases joined to the first contacts and have edge surfaces between the bases and corresponding end surfaces. A first portion of the wire bonds are interconnected between a first portion of the first contacts and the second contacts. The end surfaces of a second portion of the wire bonds are above the upper surface of the microelectronic die. A dielectric layer is above the upper surface of the substrate and between the wire bonds. The second portion of the wire bonds have uppermost portions thereof bent over to be parallel with an upper surface of the dielectric layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAJSEzOTkxP1c3P0y2AMBUSi4tTc5NyKhXKM0sygERRqkJSfl5KsUJJvkJqXnJiQXFpTmJJZn6eQnFpUVpicioPA2taYk5xKi-U5mZQdHMNcfbQTS3Ij08tBpqbmpdaEh8abGhgYGZkZmboZGRMjBoAubgzBQ</recordid><startdate>20180828</startdate><enddate>20180828</enddate><creator>Osborn, Philip R</creator><creator>Sato, Hiroaki</creator><creator>Chau, Ellis</creator><creator>Inetaro, Kurosawa</creator><creator>Kang, Teck-Gyu</creator><creator>Mohammed, Ilyas</creator><creator>Hashimoto, Kiyoaki</creator><creator>Sakuma, Kazuo</creator><creator>Kikuchi, Tomoyuki</creator><creator>Haba, Belgacem</creator><creator>Wang, Wei-Shun</creator><creator>Masuda, Norihito</creator><scope>EVB</scope></search><sort><creationdate>20180828</creationdate><title>Package-on-package assembly with wire bonds to encapsulation surface</title><author>Osborn, Philip R ; Sato, Hiroaki ; Chau, Ellis ; Inetaro, Kurosawa ; Kang, Teck-Gyu ; Mohammed, Ilyas ; Hashimoto, Kiyoaki ; Sakuma, Kazuo ; Kikuchi, Tomoyuki ; Haba, Belgacem ; Wang, Wei-Shun ; Masuda, Norihito</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10062661B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Osborn, Philip R</creatorcontrib><creatorcontrib>Sato, Hiroaki</creatorcontrib><creatorcontrib>Chau, Ellis</creatorcontrib><creatorcontrib>Inetaro, Kurosawa</creatorcontrib><creatorcontrib>Kang, Teck-Gyu</creatorcontrib><creatorcontrib>Mohammed, Ilyas</creatorcontrib><creatorcontrib>Hashimoto, Kiyoaki</creatorcontrib><creatorcontrib>Sakuma, Kazuo</creatorcontrib><creatorcontrib>Kikuchi, Tomoyuki</creatorcontrib><creatorcontrib>Haba, Belgacem</creatorcontrib><creatorcontrib>Wang, Wei-Shun</creatorcontrib><creatorcontrib>Masuda, Norihito</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Osborn, Philip R</au><au>Sato, Hiroaki</au><au>Chau, Ellis</au><au>Inetaro, Kurosawa</au><au>Kang, Teck-Gyu</au><au>Mohammed, Ilyas</au><au>Hashimoto, Kiyoaki</au><au>Sakuma, Kazuo</au><au>Kikuchi, Tomoyuki</au><au>Haba, Belgacem</au><au>Wang, Wei-Shun</au><au>Masuda, Norihito</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Package-on-package assembly with wire bonds to encapsulation surface</title><date>2018-08-28</date><risdate>2018</risdate><abstract>Apparatuses relating to a microelectronic package are disclosed. In one such apparatus, a substrate has first contacts on an upper surface thereof. A microelectronic die has a lower surface facing the upper surface of the substrate and having second contacts on an upper surface of the microelectronic die. Wire bonds have bases joined to the first contacts and have edge surfaces between the bases and corresponding end surfaces. A first portion of the wire bonds are interconnected between a first portion of the first contacts and the second contacts. The end surfaces of a second portion of the wire bonds are above the upper surface of the microelectronic die. A dielectric layer is above the upper surface of the substrate and between the wire bonds. The second portion of the wire bonds have uppermost portions thereof bent over to be parallel with an upper surface of the dielectric layer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10062661B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Package-on-package assembly with wire bonds to encapsulation surface
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T03%3A04%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Osborn,%20Philip%20R&rft.date=2018-08-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10062661B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true