Circuit for improving clock rates in high speed electronic circuits using feedback based flip-flops
A flip-flop circuit for enhancing clock rates in high speed electronic circuits, the flip-flop circuit having an input terminal, an output terminal, and a third terminal that controls the flow of signal from the input terminal to the output terminal, comprising: two latches arranged in a master-slav...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Shalabh, Gupta Mahendra, Sakare Pavan, Kumar Sadhu |
description | A flip-flop circuit for enhancing clock rates in high speed electronic circuits, the flip-flop circuit having an input terminal, an output terminal, and a third terminal that controls the flow of signal from the input terminal to the output terminal, comprising: two latches arranged in a master-slave configuration such that the input terminal of the first latch is also the input terminal of the flip-flop and the output terminal of the second latch is also the output terminal of the flip-flop; and at least one feedback path that adds signal to the input of the flip-flop from one of the outputs of the two latches. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10044345B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10044345B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10044345B23</originalsourceid><addsrcrecordid>eNqNy7ENwjAQhWE3FAjY4RggUiBmgUQgeqCOnOOcnDC25XOYHyMYgOoV7_-WCjtOOHMGGxLwM6bwYj8CuoAPSCaTAHuYeJxAItEdyBHmFDwj4JcKzPIxttyDKWwwUkLrOFbWhShrtbDGCW1-u1Lb0_HanSuKoSeJBslT7m-XXV1r3ehDu2_-ad6Y7z6E</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Circuit for improving clock rates in high speed electronic circuits using feedback based flip-flops</title><source>esp@cenet</source><creator>Shalabh, Gupta ; Mahendra, Sakare ; Pavan, Kumar Sadhu</creator><creatorcontrib>Shalabh, Gupta ; Mahendra, Sakare ; Pavan, Kumar Sadhu</creatorcontrib><description>A flip-flop circuit for enhancing clock rates in high speed electronic circuits, the flip-flop circuit having an input terminal, an output terminal, and a third terminal that controls the flow of signal from the input terminal to the output terminal, comprising: two latches arranged in a master-slave configuration such that the input terminal of the first latch is also the input terminal of the flip-flop and the output terminal of the second latch is also the output terminal of the flip-flop; and at least one feedback path that adds signal to the input of the flip-flop from one of the outputs of the two latches.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180807&DB=EPODOC&CC=US&NR=10044345B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76553</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180807&DB=EPODOC&CC=US&NR=10044345B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Shalabh, Gupta</creatorcontrib><creatorcontrib>Mahendra, Sakare</creatorcontrib><creatorcontrib>Pavan, Kumar Sadhu</creatorcontrib><title>Circuit for improving clock rates in high speed electronic circuits using feedback based flip-flops</title><description>A flip-flop circuit for enhancing clock rates in high speed electronic circuits, the flip-flop circuit having an input terminal, an output terminal, and a third terminal that controls the flow of signal from the input terminal to the output terminal, comprising: two latches arranged in a master-slave configuration such that the input terminal of the first latch is also the input terminal of the flip-flop and the output terminal of the second latch is also the output terminal of the flip-flop; and at least one feedback path that adds signal to the input of the flip-flop from one of the outputs of the two latches.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy7ENwjAQhWE3FAjY4RggUiBmgUQgeqCOnOOcnDC25XOYHyMYgOoV7_-WCjtOOHMGGxLwM6bwYj8CuoAPSCaTAHuYeJxAItEdyBHmFDwj4JcKzPIxttyDKWwwUkLrOFbWhShrtbDGCW1-u1Lb0_HanSuKoSeJBslT7m-XXV1r3ehDu2_-ad6Y7z6E</recordid><startdate>20180807</startdate><enddate>20180807</enddate><creator>Shalabh, Gupta</creator><creator>Mahendra, Sakare</creator><creator>Pavan, Kumar Sadhu</creator><scope>EVB</scope></search><sort><creationdate>20180807</creationdate><title>Circuit for improving clock rates in high speed electronic circuits using feedback based flip-flops</title><author>Shalabh, Gupta ; Mahendra, Sakare ; Pavan, Kumar Sadhu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10044345B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>Shalabh, Gupta</creatorcontrib><creatorcontrib>Mahendra, Sakare</creatorcontrib><creatorcontrib>Pavan, Kumar Sadhu</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Shalabh, Gupta</au><au>Mahendra, Sakare</au><au>Pavan, Kumar Sadhu</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Circuit for improving clock rates in high speed electronic circuits using feedback based flip-flops</title><date>2018-08-07</date><risdate>2018</risdate><abstract>A flip-flop circuit for enhancing clock rates in high speed electronic circuits, the flip-flop circuit having an input terminal, an output terminal, and a third terminal that controls the flow of signal from the input terminal to the output terminal, comprising: two latches arranged in a master-slave configuration such that the input terminal of the first latch is also the input terminal of the flip-flop and the output terminal of the second latch is also the output terminal of the flip-flop; and at least one feedback path that adds signal to the input of the flip-flop from one of the outputs of the two latches.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US10044345B2 |
source | esp@cenet |
subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
title | Circuit for improving clock rates in high speed electronic circuits using feedback based flip-flops |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-09T20%3A01%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Shalabh,%20Gupta&rft.date=2018-08-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10044345B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |