Method for optimizing memory access in a microprocessor including several logic cores upon resumption of executing an application, and computer implementing such a method
The invention relates in particular to optimizing memory access in a microprocessor including several logic cores upon the resumption of executing a main application, and enabling the simultaneous execution of at least two processes in an environment including a hierarchically organized shared memor...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Welterlen, Benoit Couvee, Philippe Kalemkarian, Yann |
| description | The invention relates in particular to optimizing memory access in a microprocessor including several logic cores upon the resumption of executing a main application, and enabling the simultaneous execution of at least two processes in an environment including a hierarchically organized shared memory including a top portion and a bottom portion, a datum being copied from the bottom portion to the top portion for processing by the application. The computer is adapted to interrupt the execution of the main application. Upon an interruption in the execution of said application, a reference to a datum stored in a top portion of the memory is stored, wherein said datum must be used in order to enable the execution of the application. After programming a resumption of the execution of the application and before the resumption thereof, said datum is accessed in a bottom portion of the memory in accordance with the reference to be stored in a top portion of the memory. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10025633B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10025633B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10025633B23</originalsourceid><addsrcrecordid>eNqNjs8OAUEMxvfiIHiHupMsGx6AEBcnnGXS7TLJzLSZP4JH8pRmNh7AqV_b3_e1w-pzpHjnFjr2wBK11W_tbmDJsn-BQqQQQDtQYDV6Fs9lkmHt0KS2sIEe5JUBwzeNgOwpQBJ2kEWyOTNL7oCehCkWg8pxIkajKrtZ7ttss5Ii5Vwrhiy5ngwJ7-V0_-O4GnTKBJr86qia7nfn7WFOwlcKopAcxevltKjr5WrdNJtl8w_zBbbYWh0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for optimizing memory access in a microprocessor including several logic cores upon resumption of executing an application, and computer implementing such a method</title><source>esp@cenet</source><creator>Welterlen, Benoit ; Couvee, Philippe ; Kalemkarian, Yann</creator><creatorcontrib>Welterlen, Benoit ; Couvee, Philippe ; Kalemkarian, Yann</creatorcontrib><description>The invention relates in particular to optimizing memory access in a microprocessor including several logic cores upon the resumption of executing a main application, and enabling the simultaneous execution of at least two processes in an environment including a hierarchically organized shared memory including a top portion and a bottom portion, a datum being copied from the bottom portion to the top portion for processing by the application. The computer is adapted to interrupt the execution of the main application. Upon an interruption in the execution of said application, a reference to a datum stored in a top portion of the memory is stored, wherein said datum must be used in order to enable the execution of the application. After programming a resumption of the execution of the application and before the resumption thereof, said datum is accessed in a bottom portion of the memory in accordance with the reference to be stored in a top portion of the memory.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180717&DB=EPODOC&CC=US&NR=10025633B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180717&DB=EPODOC&CC=US&NR=10025633B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Welterlen, Benoit</creatorcontrib><creatorcontrib>Couvee, Philippe</creatorcontrib><creatorcontrib>Kalemkarian, Yann</creatorcontrib><title>Method for optimizing memory access in a microprocessor including several logic cores upon resumption of executing an application, and computer implementing such a method</title><description>The invention relates in particular to optimizing memory access in a microprocessor including several logic cores upon the resumption of executing a main application, and enabling the simultaneous execution of at least two processes in an environment including a hierarchically organized shared memory including a top portion and a bottom portion, a datum being copied from the bottom portion to the top portion for processing by the application. The computer is adapted to interrupt the execution of the main application. Upon an interruption in the execution of said application, a reference to a datum stored in a top portion of the memory is stored, wherein said datum must be used in order to enable the execution of the application. After programming a resumption of the execution of the application and before the resumption thereof, said datum is accessed in a bottom portion of the memory in accordance with the reference to be stored in a top portion of the memory.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjs8OAUEMxvfiIHiHupMsGx6AEBcnnGXS7TLJzLSZP4JH8pRmNh7AqV_b3_e1w-pzpHjnFjr2wBK11W_tbmDJsn-BQqQQQDtQYDV6Fs9lkmHt0KS2sIEe5JUBwzeNgOwpQBJ2kEWyOTNL7oCehCkWg8pxIkajKrtZ7ttss5Ii5Vwrhiy5ngwJ7-V0_-O4GnTKBJr86qia7nfn7WFOwlcKopAcxevltKjr5WrdNJtl8w_zBbbYWh0</recordid><startdate>20180717</startdate><enddate>20180717</enddate><creator>Welterlen, Benoit</creator><creator>Couvee, Philippe</creator><creator>Kalemkarian, Yann</creator><scope>EVB</scope></search><sort><creationdate>20180717</creationdate><title>Method for optimizing memory access in a microprocessor including several logic cores upon resumption of executing an application, and computer implementing such a method</title><author>Welterlen, Benoit ; Couvee, Philippe ; Kalemkarian, Yann</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10025633B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Welterlen, Benoit</creatorcontrib><creatorcontrib>Couvee, Philippe</creatorcontrib><creatorcontrib>Kalemkarian, Yann</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Welterlen, Benoit</au><au>Couvee, Philippe</au><au>Kalemkarian, Yann</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for optimizing memory access in a microprocessor including several logic cores upon resumption of executing an application, and computer implementing such a method</title><date>2018-07-17</date><risdate>2018</risdate><abstract>The invention relates in particular to optimizing memory access in a microprocessor including several logic cores upon the resumption of executing a main application, and enabling the simultaneous execution of at least two processes in an environment including a hierarchically organized shared memory including a top portion and a bottom portion, a datum being copied from the bottom portion to the top portion for processing by the application. The computer is adapted to interrupt the execution of the main application. Upon an interruption in the execution of said application, a reference to a datum stored in a top portion of the memory is stored, wherein said datum must be used in order to enable the execution of the application. After programming a resumption of the execution of the application and before the resumption thereof, said datum is accessed in a bottom portion of the memory in accordance with the reference to be stored in a top portion of the memory.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US10025633B2 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Method for optimizing memory access in a microprocessor including several logic cores upon resumption of executing an application, and computer implementing such a method |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T23%3A32%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Welterlen,%20Benoit&rft.date=2018-07-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10025633B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |