Full shielding element
A full shielding element includes a circuit stack, a wrapping dielectric layer and a wrapping shielding layer. The circuit stack includes plane dielectric layers stacked with each other, a patterned plane conductive layer and a conductive post. The patterned plane conductive layer is sandwiched betw...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | CHUANG, KUO-LIN LO, TE-YU CHEN, KUANG-FU |
description | A full shielding element includes a circuit stack, a wrapping dielectric layer and a wrapping shielding layer. The circuit stack includes plane dielectric layers stacked with each other, a patterned plane conductive layer and a conductive post. The patterned plane conductive layer is sandwiched between the plane dielectric layers and has a conductive line, and an end of the conductive layer extends to an edge of the plane dielectric layer. The conductive post is located through the corresponding plane dielectric layer, and connects the end of the conductive line, and the corresponding plane dielectric layer expose a portion of the conductive post. The wrapping dielectric layer fully wraps the circuit stack, and exposes the portion of the conductive post. The wrapping shielding layer fully wraps the wrapping dielectric layer, and exposes the portion of the conductive post. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWM473689UU</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWM473689UU</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWM473689UU3</originalsourceid><addsrcrecordid>eNrjZBBzK83JUSjOyEzNScnMS1dIzUnNTc0r4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8SHhvibmxmYWlqGhxkQoAQBvGSH5</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Full shielding element</title><source>esp@cenet</source><creator>CHUANG, KUO-LIN ; LO, TE-YU ; CHEN, KUANG-FU</creator><creatorcontrib>CHUANG, KUO-LIN ; LO, TE-YU ; CHEN, KUANG-FU</creatorcontrib><description>A full shielding element includes a circuit stack, a wrapping dielectric layer and a wrapping shielding layer. The circuit stack includes plane dielectric layers stacked with each other, a patterned plane conductive layer and a conductive post. The patterned plane conductive layer is sandwiched between the plane dielectric layers and has a conductive line, and an end of the conductive layer extends to an edge of the plane dielectric layer. The conductive post is located through the corresponding plane dielectric layer, and connects the end of the conductive line, and the corresponding plane dielectric layer expose a portion of the conductive post. The wrapping dielectric layer fully wraps the circuit stack, and exposes the portion of the conductive post. The wrapping shielding layer fully wraps the wrapping dielectric layer, and exposes the portion of the conductive post.</description><language>chi ; eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140301&DB=EPODOC&CC=TW&NR=M473689U$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140301&DB=EPODOC&CC=TW&NR=M473689U$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHUANG, KUO-LIN</creatorcontrib><creatorcontrib>LO, TE-YU</creatorcontrib><creatorcontrib>CHEN, KUANG-FU</creatorcontrib><title>Full shielding element</title><description>A full shielding element includes a circuit stack, a wrapping dielectric layer and a wrapping shielding layer. The circuit stack includes plane dielectric layers stacked with each other, a patterned plane conductive layer and a conductive post. The patterned plane conductive layer is sandwiched between the plane dielectric layers and has a conductive line, and an end of the conductive layer extends to an edge of the plane dielectric layer. The conductive post is located through the corresponding plane dielectric layer, and connects the end of the conductive line, and the corresponding plane dielectric layer expose a portion of the conductive post. The wrapping dielectric layer fully wraps the circuit stack, and exposes the portion of the conductive post. The wrapping shielding layer fully wraps the wrapping dielectric layer, and exposes the portion of the conductive post.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBBzK83JUSjOyEzNScnMS1dIzUnNTc0r4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8SHhvibmxmYWlqGhxkQoAQBvGSH5</recordid><startdate>20140301</startdate><enddate>20140301</enddate><creator>CHUANG, KUO-LIN</creator><creator>LO, TE-YU</creator><creator>CHEN, KUANG-FU</creator><scope>EVB</scope></search><sort><creationdate>20140301</creationdate><title>Full shielding element</title><author>CHUANG, KUO-LIN ; LO, TE-YU ; CHEN, KUANG-FU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWM473689UU3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2014</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>CHUANG, KUO-LIN</creatorcontrib><creatorcontrib>LO, TE-YU</creatorcontrib><creatorcontrib>CHEN, KUANG-FU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHUANG, KUO-LIN</au><au>LO, TE-YU</au><au>CHEN, KUANG-FU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Full shielding element</title><date>2014-03-01</date><risdate>2014</risdate><abstract>A full shielding element includes a circuit stack, a wrapping dielectric layer and a wrapping shielding layer. The circuit stack includes plane dielectric layers stacked with each other, a patterned plane conductive layer and a conductive post. The patterned plane conductive layer is sandwiched between the plane dielectric layers and has a conductive line, and an end of the conductive layer extends to an edge of the plane dielectric layer. The conductive post is located through the corresponding plane dielectric layer, and connects the end of the conductive line, and the corresponding plane dielectric layer expose a portion of the conductive post. The wrapping dielectric layer fully wraps the circuit stack, and exposes the portion of the conductive post. The wrapping shielding layer fully wraps the wrapping dielectric layer, and exposes the portion of the conductive post.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_TWM473689UU |
source | esp@cenet |
subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
title | Full shielding element |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T12%3A04%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHUANG,%20KUO-LIN&rft.date=2014-03-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWM473689UU%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |