Integrated circuit and method of forming the same

Integrated circuit and method of forming the same

An integrated circuit includes a set of active regions, a first set of contacts, a set of gates, a first set of power rails and a first set of vias. The set of active regions extends in a first direction. The first set of contacts overlaps the set of active regions, and a first and a second cell bou...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ZHUANG, HUI-ZHONG, CHANG, KUANGING, YANG, JUNGAN, CHEN, CHIH-LIANG
Format: Patent
Sprache:chi ; eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ZHUANG, HUI-ZHONG
CHANG, KUANGING
YANG, JUNGAN
CHEN, CHIH-LIANG
description An integrated circuit includes a set of active regions, a first set of contacts, a set of gates, a first set of power rails and a first set of vias. The set of active regions extends in a first direction. The first set of contacts overlaps the set of active regions, and a first and a second cell boundary of the integrated circuit that extends in a second direction. The set of gates extends in the second direction, overlaps the set of active regions, and is between the first and second cell boundary. The first set of power rails extends in the first direction, and overlaps at least the first set of contacts. The first set of vias electrically couples the first set of contacts and the first set of power rails together. The set of active regions extend continuously through the first cell boundary and the second cell boundary.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI854259BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI854259BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI854259BB3</originalsourceid><addsrcrecordid>eNrjZDD0zCtJTS9KLElNUUjOLEouzSxRSMxLUchNLcnIT1HIT1NIyy_KzcxLVyjJSFUoTsxN5WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8SHhnhamJkamlk5OxkQoAQAwcyuA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated circuit and method of forming the same</title><source>esp@cenet</source><creator>ZHUANG, HUI-ZHONG ; CHANG, KUANGING ; YANG, JUNGAN ; CHEN, CHIH-LIANG</creator><creatorcontrib>ZHUANG, HUI-ZHONG ; CHANG, KUANGING ; YANG, JUNGAN ; CHEN, CHIH-LIANG</creatorcontrib><description>An integrated circuit includes a set of active regions, a first set of contacts, a set of gates, a first set of power rails and a first set of vias. The set of active regions extends in a first direction. The first set of contacts overlaps the set of active regions, and a first and a second cell boundary of the integrated circuit that extends in a second direction. The set of gates extends in the second direction, overlaps the set of active regions, and is between the first and second cell boundary. The first set of power rails extends in the first direction, and overlaps at least the first set of contacts. The first set of vias electrically couples the first set of contacts and the first set of power rails together. The set of active regions extend continuously through the first cell boundary and the second cell boundary.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240901&amp;DB=EPODOC&amp;CC=TW&amp;NR=I854259B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240901&amp;DB=EPODOC&amp;CC=TW&amp;NR=I854259B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZHUANG, HUI-ZHONG</creatorcontrib><creatorcontrib>CHANG, KUANGING</creatorcontrib><creatorcontrib>YANG, JUNGAN</creatorcontrib><creatorcontrib>CHEN, CHIH-LIANG</creatorcontrib><title>Integrated circuit and method of forming the same</title><description>An integrated circuit includes a set of active regions, a first set of contacts, a set of gates, a first set of power rails and a first set of vias. The set of active regions extends in a first direction. The first set of contacts overlaps the set of active regions, and a first and a second cell boundary of the integrated circuit that extends in a second direction. The set of gates extends in the second direction, overlaps the set of active regions, and is between the first and second cell boundary. The first set of power rails extends in the first direction, and overlaps at least the first set of contacts. The first set of vias electrically couples the first set of contacts and the first set of power rails together. The set of active regions extend continuously through the first cell boundary and the second cell boundary.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD0zCtJTS9KLElNUUjOLEouzSxRSMxLUchNLcnIT1HIT1NIyy_KzcxLVyjJSFUoTsxN5WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8SHhnhamJkamlk5OxkQoAQAwcyuA</recordid><startdate>20240901</startdate><enddate>20240901</enddate><creator>ZHUANG, HUI-ZHONG</creator><creator>CHANG, KUANGING</creator><creator>YANG, JUNGAN</creator><creator>CHEN, CHIH-LIANG</creator><scope>EVB</scope></search><sort><creationdate>20240901</creationdate><title>Integrated circuit and method of forming the same</title><author>ZHUANG, HUI-ZHONG ; CHANG, KUANGING ; YANG, JUNGAN ; CHEN, CHIH-LIANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI854259BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ZHUANG, HUI-ZHONG</creatorcontrib><creatorcontrib>CHANG, KUANGING</creatorcontrib><creatorcontrib>YANG, JUNGAN</creatorcontrib><creatorcontrib>CHEN, CHIH-LIANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZHUANG, HUI-ZHONG</au><au>CHANG, KUANGING</au><au>YANG, JUNGAN</au><au>CHEN, CHIH-LIANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated circuit and method of forming the same</title><date>2024-09-01</date><risdate>2024</risdate><abstract>An integrated circuit includes a set of active regions, a first set of contacts, a set of gates, a first set of power rails and a first set of vias. The set of active regions extends in a first direction. The first set of contacts overlaps the set of active regions, and a first and a second cell boundary of the integrated circuit that extends in a second direction. The set of gates extends in the second direction, overlaps the set of active regions, and is between the first and second cell boundary. The first set of power rails extends in the first direction, and overlaps at least the first set of contacts. The first set of vias electrically couples the first set of contacts and the first set of power rails together. The set of active regions extend continuously through the first cell boundary and the second cell boundary.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TWI854259BB
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Integrated circuit and method of forming the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T15%3A18%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZHUANG,%20HUI-ZHONG&rft.date=2024-09-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI854259BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true