Deposition system and method for operating deposition system
A coating system that reduces parasitic currents that may cause crazing in coatings on a substrate. In one example, the system includes a pair of low impedance shunt paths to ground for parasitic AC currents generated from the plasma in the chamber. The low impedance shunts may be provided through a...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KRAUSE, UWE PELLEYMOUNTER, DOUGLAS R PANKRATZ, JOSHUA B |
description | A coating system that reduces parasitic currents that may cause crazing in coatings on a substrate. In one example, the system includes a pair of low impedance shunt paths to ground for parasitic AC currents generated from the plasma in the chamber. The low impedance shunts may be provided through a balanced triaxial connection between a power supply of each chamber and the magnetrons of each chamber. In another example, potential differences between adjacent chambers are minimized through synchronized power supply signals between chambers. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI844538BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI844538BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI844538BB3</originalsourceid><addsrcrecordid>eNrjZLBxSS3IL84syczPUyiuLC5JzVVIzEtRyE0tychPUUjLL1LIL0gtSizJzEtXSEFXysPAmpaYU5zKC6W5GRTcXEOcPXSBCuNTiwsSk1PzUkviQ8I9LUxMTI0tnJyMiVACAN7eMJc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Deposition system and method for operating deposition system</title><source>esp@cenet</source><creator>KRAUSE, UWE ; PELLEYMOUNTER, DOUGLAS R ; PANKRATZ, JOSHUA B</creator><creatorcontrib>KRAUSE, UWE ; PELLEYMOUNTER, DOUGLAS R ; PANKRATZ, JOSHUA B</creatorcontrib><description>A coating system that reduces parasitic currents that may cause crazing in coatings on a substrate. In one example, the system includes a pair of low impedance shunt paths to ground for parasitic AC currents generated from the plasma in the chamber. The low impedance shunts may be provided through a balanced triaxial connection between a power supply of each chamber and the magnetrons of each chamber. In another example, potential differences between adjacent chambers are minimized through synchronized power supply signals between chambers.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240611&DB=EPODOC&CC=TW&NR=I844538B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240611&DB=EPODOC&CC=TW&NR=I844538B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KRAUSE, UWE</creatorcontrib><creatorcontrib>PELLEYMOUNTER, DOUGLAS R</creatorcontrib><creatorcontrib>PANKRATZ, JOSHUA B</creatorcontrib><title>Deposition system and method for operating deposition system</title><description>A coating system that reduces parasitic currents that may cause crazing in coatings on a substrate. In one example, the system includes a pair of low impedance shunt paths to ground for parasitic AC currents generated from the plasma in the chamber. The low impedance shunts may be provided through a balanced triaxial connection between a power supply of each chamber and the magnetrons of each chamber. In another example, potential differences between adjacent chambers are minimized through synchronized power supply signals between chambers.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBxSS3IL84syczPUyiuLC5JzVVIzEtRyE0tychPUUjLL1LIL0gtSizJzEtXSEFXysPAmpaYU5zKC6W5GRTcXEOcPXSBCuNTiwsSk1PzUkviQ8I9LUxMTI0tnJyMiVACAN7eMJc</recordid><startdate>20240611</startdate><enddate>20240611</enddate><creator>KRAUSE, UWE</creator><creator>PELLEYMOUNTER, DOUGLAS R</creator><creator>PANKRATZ, JOSHUA B</creator><scope>EVB</scope></search><sort><creationdate>20240611</creationdate><title>Deposition system and method for operating deposition system</title><author>KRAUSE, UWE ; PELLEYMOUNTER, DOUGLAS R ; PANKRATZ, JOSHUA B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI844538BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KRAUSE, UWE</creatorcontrib><creatorcontrib>PELLEYMOUNTER, DOUGLAS R</creatorcontrib><creatorcontrib>PANKRATZ, JOSHUA B</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KRAUSE, UWE</au><au>PELLEYMOUNTER, DOUGLAS R</au><au>PANKRATZ, JOSHUA B</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Deposition system and method for operating deposition system</title><date>2024-06-11</date><risdate>2024</risdate><abstract>A coating system that reduces parasitic currents that may cause crazing in coatings on a substrate. In one example, the system includes a pair of low impedance shunt paths to ground for parasitic AC currents generated from the plasma in the chamber. The low impedance shunts may be provided through a balanced triaxial connection between a power supply of each chamber and the magnetrons of each chamber. In another example, potential differences between adjacent chambers are minimized through synchronized power supply signals between chambers.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_TWI844538BB |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS SEMICONDUCTOR DEVICES |
title | Deposition system and method for operating deposition system |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T10%3A13%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KRAUSE,%20UWE&rft.date=2024-06-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI844538BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |