Handling method of wafer back-end process and wafer-level semiconductor structure
A handling method of a wafer back-end process includes the following steps. A wafer including a front side and a back side is provided, where a plurality of semiconductor elements is formed between the front side and the back side of the wafer, an interconnection layer is formed on these semiconduct...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | YU, HSIU-MEI LIN, BING-YU CHEN, TUNG-MING LIN, CHANG-SHENG LI, CHIHUNG HSIEH, CHENG-YI |
| description | A handling method of a wafer back-end process includes the following steps. A wafer including a front side and a back side is provided, where a plurality of semiconductor elements is formed between the front side and the back side of the wafer, an interconnection layer is formed on these semiconductor elements, and the wafer is divided into a plurality of die units by a plurality of scribe lines. The wafer is thinned from the back side of the wafer by a grinding process. A portion of the interconnect layer and a portion of the wafer are removed along the scribe line to form a groove on the front side of the wafer. A conductive layer is formed on the back side of the wafer after thinning the wafer and forming the groove, where the conductive layer is vertically separated from the bottom surface of the groove. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI838840BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI838840BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI838840BB3</originalsourceid><addsrcrecordid>eNqNikEKwjAUBbtxIeod_gUCQl1kXVHqUii4LDF50dI0P-Snen0LegBXMzCzrq6tiS4M8UETypMdsae38ch0N3ZUiI5SZgsRWsZvUgEvBBJMg-XoZls4k5S8yJyxrVbeBMHux01F51N3bBUS95BkLCJK390uutb6sG-a-o_lA3JTOAE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Handling method of wafer back-end process and wafer-level semiconductor structure</title><source>esp@cenet</source><creator>YU, HSIU-MEI ; LIN, BING-YU ; CHEN, TUNG-MING ; LIN, CHANG-SHENG ; LI, CHIHUNG ; HSIEH, CHENG-YI</creator><creatorcontrib>YU, HSIU-MEI ; LIN, BING-YU ; CHEN, TUNG-MING ; LIN, CHANG-SHENG ; LI, CHIHUNG ; HSIEH, CHENG-YI</creatorcontrib><description>A handling method of a wafer back-end process includes the following steps. A wafer including a front side and a back side is provided, where a plurality of semiconductor elements is formed between the front side and the back side of the wafer, an interconnection layer is formed on these semiconductor elements, and the wafer is divided into a plurality of die units by a plurality of scribe lines. The wafer is thinned from the back side of the wafer by a grinding process. A portion of the interconnect layer and a portion of the wafer are removed along the scribe line to form a groove on the front side of the wafer. A conductive layer is formed on the back side of the wafer after thinning the wafer and forming the groove, where the conductive layer is vertically separated from the bottom surface of the groove.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240411&DB=EPODOC&CC=TW&NR=I838840B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240411&DB=EPODOC&CC=TW&NR=I838840B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YU, HSIU-MEI</creatorcontrib><creatorcontrib>LIN, BING-YU</creatorcontrib><creatorcontrib>CHEN, TUNG-MING</creatorcontrib><creatorcontrib>LIN, CHANG-SHENG</creatorcontrib><creatorcontrib>LI, CHIHUNG</creatorcontrib><creatorcontrib>HSIEH, CHENG-YI</creatorcontrib><title>Handling method of wafer back-end process and wafer-level semiconductor structure</title><description>A handling method of a wafer back-end process includes the following steps. A wafer including a front side and a back side is provided, where a plurality of semiconductor elements is formed between the front side and the back side of the wafer, an interconnection layer is formed on these semiconductor elements, and the wafer is divided into a plurality of die units by a plurality of scribe lines. The wafer is thinned from the back side of the wafer by a grinding process. A portion of the interconnect layer and a portion of the wafer are removed along the scribe line to form a groove on the front side of the wafer. A conductive layer is formed on the back side of the wafer after thinning the wafer and forming the groove, where the conductive layer is vertically separated from the bottom surface of the groove.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNikEKwjAUBbtxIeod_gUCQl1kXVHqUii4LDF50dI0P-Snen0LegBXMzCzrq6tiS4M8UETypMdsae38ch0N3ZUiI5SZgsRWsZvUgEvBBJMg-XoZls4k5S8yJyxrVbeBMHux01F51N3bBUS95BkLCJK390uutb6sG-a-o_lA3JTOAE</recordid><startdate>20240411</startdate><enddate>20240411</enddate><creator>YU, HSIU-MEI</creator><creator>LIN, BING-YU</creator><creator>CHEN, TUNG-MING</creator><creator>LIN, CHANG-SHENG</creator><creator>LI, CHIHUNG</creator><creator>HSIEH, CHENG-YI</creator><scope>EVB</scope></search><sort><creationdate>20240411</creationdate><title>Handling method of wafer back-end process and wafer-level semiconductor structure</title><author>YU, HSIU-MEI ; LIN, BING-YU ; CHEN, TUNG-MING ; LIN, CHANG-SHENG ; LI, CHIHUNG ; HSIEH, CHENG-YI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI838840BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YU, HSIU-MEI</creatorcontrib><creatorcontrib>LIN, BING-YU</creatorcontrib><creatorcontrib>CHEN, TUNG-MING</creatorcontrib><creatorcontrib>LIN, CHANG-SHENG</creatorcontrib><creatorcontrib>LI, CHIHUNG</creatorcontrib><creatorcontrib>HSIEH, CHENG-YI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YU, HSIU-MEI</au><au>LIN, BING-YU</au><au>CHEN, TUNG-MING</au><au>LIN, CHANG-SHENG</au><au>LI, CHIHUNG</au><au>HSIEH, CHENG-YI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Handling method of wafer back-end process and wafer-level semiconductor structure</title><date>2024-04-11</date><risdate>2024</risdate><abstract>A handling method of a wafer back-end process includes the following steps. A wafer including a front side and a back side is provided, where a plurality of semiconductor elements is formed between the front side and the back side of the wafer, an interconnection layer is formed on these semiconductor elements, and the wafer is divided into a plurality of die units by a plurality of scribe lines. The wafer is thinned from the back side of the wafer by a grinding process. A portion of the interconnect layer and a portion of the wafer are removed along the scribe line to form a groove on the front side of the wafer. A conductive layer is formed on the back side of the wafer after thinning the wafer and forming the groove, where the conductive layer is vertically separated from the bottom surface of the groove.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TWI838840BB |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Handling method of wafer back-end process and wafer-level semiconductor structure |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T11%3A47%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YU,%20HSIU-MEI&rft.date=2024-04-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI838840BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |