TWI810885B
A circuit board for semiconductor test includes first and second sub-circuit boards, and an insulating dielectric layer therebetween. Each sub-circuit board includes a substrate and circuits including upper and lower contacts. The insulating dielectric layer includes through holes, and connecting co...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | LIAO, TANG HSIAO, YUIH CHEN, SHIHING LAI, JUN-LIANG LIN, SHUNG-BO HSIEH, KUN-HAN |
| description | A circuit board for semiconductor test includes first and second sub-circuit boards, and an insulating dielectric layer therebetween. Each sub-circuit board includes a substrate and circuits including upper and lower contacts. The insulating dielectric layer includes through holes, and connecting conductors disposed therein and electrically connected with the upper and lower contacts of two sub-circuit boards. The circuit board is defined with central and peripheral regions. The lower contacts of the first sub-circuit board in the central region are electrically connected with a probe head. The upper contacts of the second sub-circuit board in the peripheral region are electrically connected with a tester, larger in pitch than the lower contacts of the first sub-circuit board in the central region, and larger in amount than the lower contacts of the first sub-circuit board in the peripheral region. The circuit board has great power test uniformity. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI810885BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI810885BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI810885BB3</originalsourceid><addsrcrecordid>eNrjZOAKCfe0MDSwsDB14mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8QgNTsZEKAEADCMbiw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TWI810885B</title><source>esp@cenet</source><creator>LIAO, TANG ; HSIAO, YUIH ; CHEN, SHIHING ; LAI, JUN-LIANG ; LIN, SHUNG-BO ; HSIEH, KUN-HAN</creator><creatorcontrib>LIAO, TANG ; HSIAO, YUIH ; CHEN, SHIHING ; LAI, JUN-LIANG ; LIN, SHUNG-BO ; HSIEH, KUN-HAN</creatorcontrib><description>A circuit board for semiconductor test includes first and second sub-circuit boards, and an insulating dielectric layer therebetween. Each sub-circuit board includes a substrate and circuits including upper and lower contacts. The insulating dielectric layer includes through holes, and connecting conductors disposed therein and electrically connected with the upper and lower contacts of two sub-circuit boards. The circuit board is defined with central and peripheral regions. The lower contacts of the first sub-circuit board in the central region are electrically connected with a probe head. The upper contacts of the second sub-circuit board in the peripheral region are electrically connected with a tester, larger in pitch than the lower contacts of the first sub-circuit board in the central region, and larger in amount than the lower contacts of the first sub-circuit board in the peripheral region. The circuit board has great power test uniformity.</description><language>chi</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230801&DB=EPODOC&CC=TW&NR=I810885B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230801&DB=EPODOC&CC=TW&NR=I810885B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIAO, TANG</creatorcontrib><creatorcontrib>HSIAO, YUIH</creatorcontrib><creatorcontrib>CHEN, SHIHING</creatorcontrib><creatorcontrib>LAI, JUN-LIANG</creatorcontrib><creatorcontrib>LIN, SHUNG-BO</creatorcontrib><creatorcontrib>HSIEH, KUN-HAN</creatorcontrib><title>TWI810885B</title><description>A circuit board for semiconductor test includes first and second sub-circuit boards, and an insulating dielectric layer therebetween. Each sub-circuit board includes a substrate and circuits including upper and lower contacts. The insulating dielectric layer includes through holes, and connecting conductors disposed therein and electrically connected with the upper and lower contacts of two sub-circuit boards. The circuit board is defined with central and peripheral regions. The lower contacts of the first sub-circuit board in the central region are electrically connected with a probe head. The upper contacts of the second sub-circuit board in the peripheral region are electrically connected with a tester, larger in pitch than the lower contacts of the first sub-circuit board in the central region, and larger in amount than the lower contacts of the first sub-circuit board in the peripheral region. The circuit board has great power test uniformity.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOAKCfe0MDSwsDB14mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8QgNTsZEKAEADCMbiw</recordid><startdate>20230801</startdate><enddate>20230801</enddate><creator>LIAO, TANG</creator><creator>HSIAO, YUIH</creator><creator>CHEN, SHIHING</creator><creator>LAI, JUN-LIANG</creator><creator>LIN, SHUNG-BO</creator><creator>HSIEH, KUN-HAN</creator><scope>EVB</scope></search><sort><creationdate>20230801</creationdate><title>TWI810885B</title><author>LIAO, TANG ; HSIAO, YUIH ; CHEN, SHIHING ; LAI, JUN-LIANG ; LIN, SHUNG-BO ; HSIEH, KUN-HAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI810885BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi</language><creationdate>2023</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>LIAO, TANG</creatorcontrib><creatorcontrib>HSIAO, YUIH</creatorcontrib><creatorcontrib>CHEN, SHIHING</creatorcontrib><creatorcontrib>LAI, JUN-LIANG</creatorcontrib><creatorcontrib>LIN, SHUNG-BO</creatorcontrib><creatorcontrib>HSIEH, KUN-HAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIAO, TANG</au><au>HSIAO, YUIH</au><au>CHEN, SHIHING</au><au>LAI, JUN-LIANG</au><au>LIN, SHUNG-BO</au><au>HSIEH, KUN-HAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TWI810885B</title><date>2023-08-01</date><risdate>2023</risdate><abstract>A circuit board for semiconductor test includes first and second sub-circuit boards, and an insulating dielectric layer therebetween. Each sub-circuit board includes a substrate and circuits including upper and lower contacts. The insulating dielectric layer includes through holes, and connecting conductors disposed therein and electrically connected with the upper and lower contacts of two sub-circuit boards. The circuit board is defined with central and peripheral regions. The lower contacts of the first sub-circuit board in the central region are electrically connected with a probe head. The upper contacts of the second sub-circuit board in the peripheral region are electrically connected with a tester, larger in pitch than the lower contacts of the first sub-circuit board in the central region, and larger in amount than the lower contacts of the first sub-circuit board in the peripheral region. The circuit board has great power test uniformity.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi |
| recordid | cdi_epo_espacenet_TWI810885BB |
| source | esp@cenet |
| subjects | MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS TESTING |
| title | TWI810885B |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T19%3A15%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIAO,%20TANG&rft.date=2023-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI810885BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |