MASTER-SLAVE SYSTEM AND SLAVE INTEGRATED CIRCUIT THEREOF
A master-slave system includes a master integrated circuit, a first slave integrated circuit and a second slave integrated circuit. A first interrupt pin of the master integrated circuit is connected to a second interrupt pin of the first slave integrated circuit, and a first multifunction pin of th...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | LO, CHAN PENG FANG, CHIH JEN WU, KAO-PIN |
| description | A master-slave system includes a master integrated circuit, a first slave integrated circuit and a second slave integrated circuit. A first interrupt pin of the master integrated circuit is connected to a second interrupt pin of the first slave integrated circuit, and a first multifunction pin of the master integrated circuit is connected to a second multifunction pin of the second slave integrated circuit. In a normal mode, the first interrupt pin and the first multifunction pin are used to receive a first interrupt signal and a second interrupt signal, respectively, and the second interrupt pin and the second multifunction pin are used to transmit the first interrupt signal and the second interrupt signal, respectively. In an addressing mode, the first multifunctional pin is used to transmit an address signal, the second multifunctional pin is used to receiving the address signal, and the second slave integrated circuit changes a preset address into a new address according to the address signal. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI807642BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI807642BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI807642BB3</originalsourceid><addsrcrecordid>eNrjZLDwdQwOcQ3SDfZxDHNVCI4EcnwVHP1cFCACnn4hru5BjiGuLgrOnkHOoZ4hCiEerkGu_m48DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSQ-JNzTwsDczMTIycmYCCUAL9corQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MASTER-SLAVE SYSTEM AND SLAVE INTEGRATED CIRCUIT THEREOF</title><source>esp@cenet</source><creator>LO, CHAN PENG ; FANG, CHIH JEN ; WU, KAO-PIN</creator><creatorcontrib>LO, CHAN PENG ; FANG, CHIH JEN ; WU, KAO-PIN</creatorcontrib><description>A master-slave system includes a master integrated circuit, a first slave integrated circuit and a second slave integrated circuit. A first interrupt pin of the master integrated circuit is connected to a second interrupt pin of the first slave integrated circuit, and a first multifunction pin of the master integrated circuit is connected to a second multifunction pin of the second slave integrated circuit. In a normal mode, the first interrupt pin and the first multifunction pin are used to receive a first interrupt signal and a second interrupt signal, respectively, and the second interrupt pin and the second multifunction pin are used to transmit the first interrupt signal and the second interrupt signal, respectively. In an addressing mode, the first multifunctional pin is used to transmit an address signal, the second multifunctional pin is used to receiving the address signal, and the second slave integrated circuit changes a preset address into a new address according to the address signal.</description><language>chi ; eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230701&DB=EPODOC&CC=TW&NR=I807642B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230701&DB=EPODOC&CC=TW&NR=I807642B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LO, CHAN PENG</creatorcontrib><creatorcontrib>FANG, CHIH JEN</creatorcontrib><creatorcontrib>WU, KAO-PIN</creatorcontrib><title>MASTER-SLAVE SYSTEM AND SLAVE INTEGRATED CIRCUIT THEREOF</title><description>A master-slave system includes a master integrated circuit, a first slave integrated circuit and a second slave integrated circuit. A first interrupt pin of the master integrated circuit is connected to a second interrupt pin of the first slave integrated circuit, and a first multifunction pin of the master integrated circuit is connected to a second multifunction pin of the second slave integrated circuit. In a normal mode, the first interrupt pin and the first multifunction pin are used to receive a first interrupt signal and a second interrupt signal, respectively, and the second interrupt pin and the second multifunction pin are used to transmit the first interrupt signal and the second interrupt signal, respectively. In an addressing mode, the first multifunctional pin is used to transmit an address signal, the second multifunctional pin is used to receiving the address signal, and the second slave integrated circuit changes a preset address into a new address according to the address signal.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDwdQwOcQ3SDfZxDHNVCI4EcnwVHP1cFCACnn4hru5BjiGuLgrOnkHOoZ4hCiEerkGu_m48DKxpiTnFqbxQmptBwc01xNlDN7UgPz61uCAxOTUvtSQ-JNzTwsDczMTIycmYCCUAL9corQ</recordid><startdate>20230701</startdate><enddate>20230701</enddate><creator>LO, CHAN PENG</creator><creator>FANG, CHIH JEN</creator><creator>WU, KAO-PIN</creator><scope>EVB</scope></search><sort><creationdate>20230701</creationdate><title>MASTER-SLAVE SYSTEM AND SLAVE INTEGRATED CIRCUIT THEREOF</title><author>LO, CHAN PENG ; FANG, CHIH JEN ; WU, KAO-PIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI807642BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>LO, CHAN PENG</creatorcontrib><creatorcontrib>FANG, CHIH JEN</creatorcontrib><creatorcontrib>WU, KAO-PIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LO, CHAN PENG</au><au>FANG, CHIH JEN</au><au>WU, KAO-PIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MASTER-SLAVE SYSTEM AND SLAVE INTEGRATED CIRCUIT THEREOF</title><date>2023-07-01</date><risdate>2023</risdate><abstract>A master-slave system includes a master integrated circuit, a first slave integrated circuit and a second slave integrated circuit. A first interrupt pin of the master integrated circuit is connected to a second interrupt pin of the first slave integrated circuit, and a first multifunction pin of the master integrated circuit is connected to a second multifunction pin of the second slave integrated circuit. In a normal mode, the first interrupt pin and the first multifunction pin are used to receive a first interrupt signal and a second interrupt signal, respectively, and the second interrupt pin and the second multifunction pin are used to transmit the first interrupt signal and the second interrupt signal, respectively. In an addressing mode, the first multifunctional pin is used to transmit an address signal, the second multifunctional pin is used to receiving the address signal, and the second slave integrated circuit changes a preset address into a new address according to the address signal.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TWI807642BB |
| source | esp@cenet |
| subjects | ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | MASTER-SLAVE SYSTEM AND SLAVE INTEGRATED CIRCUIT THEREOF |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T08%3A13%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LO,%20CHAN%20PENG&rft.date=2023-07-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI807642BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |