Secure integrated circuit chip apparatus and method of secure integrated circuit chip apparatus

In one embodiment, a secure chip apparatus, includes a memory to store an encrypted value E and a one-way function output-value H, which is an output value of a one-way function computed with a nonce N as input, an interface to transfer data with an external device, and chip security circuitry to lo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TANAMI, OREN, HERSHMAN, ZIV
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TANAMI, OREN
HERSHMAN, ZIV
description In one embodiment, a secure chip apparatus, includes a memory to store an encrypted value E and a one-way function output-value H, which is an output value of a one-way function computed with a nonce N as input, an interface to transfer data with an external device, and chip security circuitry to lock a portion of the chip apparatus from use, receive an unlock request from an unlocking hardware security module (HSM) via the interface, provide the encrypted value E to the HSM responsively to the unlock request, receive a value N′ from the HSM, the value N′ being a decrypted value of the encrypted value E, compute a one-way function output-value H′ responsively to the value N′, compare the value H′ to the value H, and unlock the portion of the chip apparatus for use responsively to a match between the value H′ and the value H.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI763379BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI763379BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI763379BB3</originalsourceid><addsrcrecordid>eNrjZIgPTk0uLUpVyMwrSU0vSixJTVFIzixKLs0sUUjOyCxQSCwoSAQKlxYrJOalKOSmlmTkpyjkpykUE6mNh4E1LTGnOJUXSnMzKLi5hjh76KYW5MenFhckJqfmpZbEh4R7mpsZG5tbOjkZE6EEAEshPYs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Secure integrated circuit chip apparatus and method of secure integrated circuit chip apparatus</title><source>esp@cenet</source><creator>TANAMI, OREN ; HERSHMAN, ZIV</creator><creatorcontrib>TANAMI, OREN ; HERSHMAN, ZIV</creatorcontrib><description>In one embodiment, a secure chip apparatus, includes a memory to store an encrypted value E and a one-way function output-value H, which is an output value of a one-way function computed with a nonce N as input, an interface to transfer data with an external device, and chip security circuitry to lock a portion of the chip apparatus from use, receive an unlock request from an unlocking hardware security module (HSM) via the interface, provide the encrypted value E to the HSM responsively to the unlock request, receive a value N′ from the HSM, the value N′ being a decrypted value of the encrypted value E, compute a one-way function output-value H′ responsively to the value N′, compare the value H′ to the value H, and unlock the portion of the chip apparatus for use responsively to a match between the value H′ and the value H.</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220501&amp;DB=EPODOC&amp;CC=TW&amp;NR=I763379B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220501&amp;DB=EPODOC&amp;CC=TW&amp;NR=I763379B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TANAMI, OREN</creatorcontrib><creatorcontrib>HERSHMAN, ZIV</creatorcontrib><title>Secure integrated circuit chip apparatus and method of secure integrated circuit chip apparatus</title><description>In one embodiment, a secure chip apparatus, includes a memory to store an encrypted value E and a one-way function output-value H, which is an output value of a one-way function computed with a nonce N as input, an interface to transfer data with an external device, and chip security circuitry to lock a portion of the chip apparatus from use, receive an unlock request from an unlocking hardware security module (HSM) via the interface, provide the encrypted value E to the HSM responsively to the unlock request, receive a value N′ from the HSM, the value N′ being a decrypted value of the encrypted value E, compute a one-way function output-value H′ responsively to the value N′, compare the value H′ to the value H, and unlock the portion of the chip apparatus for use responsively to a match between the value H′ and the value H.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZIgPTk0uLUpVyMwrSU0vSixJTVFIzixKLs0sUUjOyCxQSCwoSAQKlxYrJOalKOSmlmTkpyjkpykUE6mNh4E1LTGnOJUXSnMzKLi5hjh76KYW5MenFhckJqfmpZbEh4R7mpsZG5tbOjkZE6EEAEshPYs</recordid><startdate>20220501</startdate><enddate>20220501</enddate><creator>TANAMI, OREN</creator><creator>HERSHMAN, ZIV</creator><scope>EVB</scope></search><sort><creationdate>20220501</creationdate><title>Secure integrated circuit chip apparatus and method of secure integrated circuit chip apparatus</title><author>TANAMI, OREN ; HERSHMAN, ZIV</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI763379BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>TANAMI, OREN</creatorcontrib><creatorcontrib>HERSHMAN, ZIV</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TANAMI, OREN</au><au>HERSHMAN, ZIV</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Secure integrated circuit chip apparatus and method of secure integrated circuit chip apparatus</title><date>2022-05-01</date><risdate>2022</risdate><abstract>In one embodiment, a secure chip apparatus, includes a memory to store an encrypted value E and a one-way function output-value H, which is an output value of a one-way function computed with a nonce N as input, an interface to transfer data with an external device, and chip security circuitry to lock a portion of the chip apparatus from use, receive an unlock request from an unlocking hardware security module (HSM) via the interface, provide the encrypted value E to the HSM responsively to the unlock request, receive a value N′ from the HSM, the value N′ being a decrypted value of the encrypted value E, compute a one-way function output-value H′ responsively to the value N′, compare the value H′ to the value H, and unlock the portion of the chip apparatus for use responsively to a match between the value H′ and the value H.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TWI763379BB
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Secure integrated circuit chip apparatus and method of secure integrated circuit chip apparatus
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T04%3A35%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TANAMI,%20OREN&rft.date=2022-05-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI763379BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true