TWI741386B
A method for manufacturing a printed wiring board which includes: Step (A) of laminating an adhesive sheet including a support and a resin composition layer bonded to the support to an inner layer board so that the resin composition layer is bonded to the inner layer board; Step (B) of thermally cur...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | chi |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | NARAHASHI, HIROHISA HAYASHI, EIICHI OHKOSHI, MASANORI |
| description | A method for manufacturing a printed wiring board which includes: Step (A) of laminating an adhesive sheet including a support and a resin composition layer bonded to the support to an inner layer board so that the resin composition layer is bonded to the inner layer board; Step (B) of thermally curing the resin composition layer to form an insulating layer; and Step (C) of removing the support, in this order, in which the support satisfies a condition (MD1): a maximum expansion coefficient EMD in an MD direction at 120° C. or more is less than 0.2% and a condition (TD1): a maximum expansion coefficient ETD in a TD direction at 120° C. or more is less than 0.2% below, when being heated under predetermined heating conditions, does not lower the yield even when the insulating layer is formed by thermally curing the resin composition layer with a support attached to the resin composition layer. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI741386BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI741386BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI741386BB3</originalsourceid><addsrcrecordid>eNrjZOAKCfc0NzE0tjBz4mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8QgNTsZEKAEAC6AbiA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TWI741386B</title><source>esp@cenet</source><creator>NARAHASHI, HIROHISA ; HAYASHI, EIICHI ; OHKOSHI, MASANORI</creator><creatorcontrib>NARAHASHI, HIROHISA ; HAYASHI, EIICHI ; OHKOSHI, MASANORI</creatorcontrib><description>A method for manufacturing a printed wiring board which includes: Step (A) of laminating an adhesive sheet including a support and a resin composition layer bonded to the support to an inner layer board so that the resin composition layer is bonded to the inner layer board; Step (B) of thermally curing the resin composition layer to form an insulating layer; and Step (C) of removing the support, in this order, in which the support satisfies a condition (MD1): a maximum expansion coefficient EMD in an MD direction at 120° C. or more is less than 0.2% and a condition (TD1): a maximum expansion coefficient ETD in a TD direction at 120° C. or more is less than 0.2% below, when being heated under predetermined heating conditions, does not lower the yield even when the insulating layer is formed by thermally curing the resin composition layer with a support attached to the resin composition layer.</description><language>chi</language><subject>ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE ; ADHESIVES ; BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; CHEMISTRY ; DYES ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; LAYERED PRODUCTS ; LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; METALLURGY ; MISCELLANEOUS APPLICATIONS OF MATERIALS ; MISCELLANEOUS COMPOSITIONS ; NATURAL RESINS ; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL ; PAINTS ; PERFORMING OPERATIONS ; POLISHES ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES ; TRANSPORTING ; USE OF MATERIALS AS ADHESIVES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211001&DB=EPODOC&CC=TW&NR=I741386B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211001&DB=EPODOC&CC=TW&NR=I741386B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NARAHASHI, HIROHISA</creatorcontrib><creatorcontrib>HAYASHI, EIICHI</creatorcontrib><creatorcontrib>OHKOSHI, MASANORI</creatorcontrib><title>TWI741386B</title><description>A method for manufacturing a printed wiring board which includes: Step (A) of laminating an adhesive sheet including a support and a resin composition layer bonded to the support to an inner layer board so that the resin composition layer is bonded to the inner layer board; Step (B) of thermally curing the resin composition layer to form an insulating layer; and Step (C) of removing the support, in this order, in which the support satisfies a condition (MD1): a maximum expansion coefficient EMD in an MD direction at 120° C. or more is less than 0.2% and a condition (TD1): a maximum expansion coefficient ETD in a TD direction at 120° C. or more is less than 0.2% below, when being heated under predetermined heating conditions, does not lower the yield even when the insulating layer is formed by thermally curing the resin composition layer with a support attached to the resin composition layer.</description><subject>ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE</subject><subject>ADHESIVES</subject><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>CHEMISTRY</subject><subject>DYES</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>LAYERED PRODUCTS</subject><subject>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>METALLURGY</subject><subject>MISCELLANEOUS APPLICATIONS OF MATERIALS</subject><subject>MISCELLANEOUS COMPOSITIONS</subject><subject>NATURAL RESINS</subject><subject>NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL</subject><subject>PAINTS</subject><subject>PERFORMING OPERATIONS</subject><subject>POLISHES</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TRANSPORTING</subject><subject>USE OF MATERIALS AS ADHESIVES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOAKCfc0NzE0tjBz4mFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8QgNTsZEKAEAC6AbiA</recordid><startdate>20211001</startdate><enddate>20211001</enddate><creator>NARAHASHI, HIROHISA</creator><creator>HAYASHI, EIICHI</creator><creator>OHKOSHI, MASANORI</creator><scope>EVB</scope></search><sort><creationdate>20211001</creationdate><title>TWI741386B</title><author>NARAHASHI, HIROHISA ; HAYASHI, EIICHI ; OHKOSHI, MASANORI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI741386BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi</language><creationdate>2021</creationdate><topic>ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE</topic><topic>ADHESIVES</topic><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>CHEMISTRY</topic><topic>DYES</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>LAYERED PRODUCTS</topic><topic>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>METALLURGY</topic><topic>MISCELLANEOUS APPLICATIONS OF MATERIALS</topic><topic>MISCELLANEOUS COMPOSITIONS</topic><topic>NATURAL RESINS</topic><topic>NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL</topic><topic>PAINTS</topic><topic>PERFORMING OPERATIONS</topic><topic>POLISHES</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TRANSPORTING</topic><topic>USE OF MATERIALS AS ADHESIVES</topic><toplevel>online_resources</toplevel><creatorcontrib>NARAHASHI, HIROHISA</creatorcontrib><creatorcontrib>HAYASHI, EIICHI</creatorcontrib><creatorcontrib>OHKOSHI, MASANORI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NARAHASHI, HIROHISA</au><au>HAYASHI, EIICHI</au><au>OHKOSHI, MASANORI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TWI741386B</title><date>2021-10-01</date><risdate>2021</risdate><abstract>A method for manufacturing a printed wiring board which includes: Step (A) of laminating an adhesive sheet including a support and a resin composition layer bonded to the support to an inner layer board so that the resin composition layer is bonded to the inner layer board; Step (B) of thermally curing the resin composition layer to form an insulating layer; and Step (C) of removing the support, in this order, in which the support satisfies a condition (MD1): a maximum expansion coefficient EMD in an MD direction at 120° C. or more is less than 0.2% and a condition (TD1): a maximum expansion coefficient ETD in a TD direction at 120° C. or more is less than 0.2% below, when being heated under predetermined heating conditions, does not lower the yield even when the insulating layer is formed by thermally curing the resin composition layer with a support attached to the resin composition layer.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi |
| recordid | cdi_epo_espacenet_TWI741386BB |
| source | esp@cenet |
| subjects | ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE ADHESIVES BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS CHEMISTRY DYES ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY LAYERED PRODUCTS LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS METALLURGY MISCELLANEOUS APPLICATIONS OF MATERIALS MISCELLANEOUS COMPOSITIONS NATURAL RESINS NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL PAINTS PERFORMING OPERATIONS POLISHES PRINTED CIRCUITS SEMICONDUCTOR DEVICES TRANSPORTING USE OF MATERIALS AS ADHESIVES |
| title | TWI741386B |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T18%3A01%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NARAHASHI,%20HIROHISA&rft.date=2021-10-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI741386BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |