Data processing system, data processing device, and method of operating a slave device
A system including: a master device configured to generate a first signal having a periodic pulse, wherein the first signal includes data; and a slave device including a pin, a delay circuit, a buffer, and a processing circuit, wherein the slave device receives the first signal at the pin, delays th...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | JANG, HORANG SCHERRER, TOMAS HUH, JUNHO LEE, JAEWON |
| description | A system including: a master device configured to generate a first signal having a periodic pulse, wherein the first signal includes data; and a slave device including a pin, a delay circuit, a buffer, and a processing circuit, wherein the slave device receives the first signal at the pin, delays the first signal with the delay circuit to generate a second signal having a first delay, delays the first signal with the buffer to generate a third signal having a second delay, and reads the data from the second signal using the third signal at the processing circuit. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI720005BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI720005BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI720005BB3</originalsourceid><addsrcrecordid>eNrjZAhzSSxJVCgoyk9OLS7OzEtXKK4sLknN1VFIQRNPSS3LTE7VUUjMS1HITS3JyE9RyE9TyC9ILUosAcknKhTnJJalQtXxMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JL4kHBPcyMDAwNTJydjIpQAAHXJOPw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Data processing system, data processing device, and method of operating a slave device</title><source>esp@cenet</source><creator>JANG, HORANG ; SCHERRER, TOMAS ; HUH, JUNHO ; LEE, JAEWON</creator><creatorcontrib>JANG, HORANG ; SCHERRER, TOMAS ; HUH, JUNHO ; LEE, JAEWON</creatorcontrib><description>A system including: a master device configured to generate a first signal having a periodic pulse, wherein the first signal includes data; and a slave device including a pin, a delay circuit, a buffer, and a processing circuit, wherein the slave device receives the first signal at the pin, delays the first signal with the delay circuit to generate a second signal having a first delay, delays the first signal with the buffer to generate a third signal having a second delay, and reads the data from the second signal using the third signal at the processing circuit.</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210301&DB=EPODOC&CC=TW&NR=I720005B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210301&DB=EPODOC&CC=TW&NR=I720005B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JANG, HORANG</creatorcontrib><creatorcontrib>SCHERRER, TOMAS</creatorcontrib><creatorcontrib>HUH, JUNHO</creatorcontrib><creatorcontrib>LEE, JAEWON</creatorcontrib><title>Data processing system, data processing device, and method of operating a slave device</title><description>A system including: a master device configured to generate a first signal having a periodic pulse, wherein the first signal includes data; and a slave device including a pin, a delay circuit, a buffer, and a processing circuit, wherein the slave device receives the first signal at the pin, delays the first signal with the delay circuit to generate a second signal having a first delay, delays the first signal with the buffer to generate a third signal having a second delay, and reads the data from the second signal using the third signal at the processing circuit.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAhzSSxJVCgoyk9OLS7OzEtXKK4sLknN1VFIQRNPSS3LTE7VUUjMS1HITS3JyE9RyE9TyC9ILUosAcknKhTnJJalQtXxMLCmJeYUp_JCaW4GBTfXEGcP3dSC_PjU4oLE5NS81JL4kHBPcyMDAwNTJydjIpQAAHXJOPw</recordid><startdate>20210301</startdate><enddate>20210301</enddate><creator>JANG, HORANG</creator><creator>SCHERRER, TOMAS</creator><creator>HUH, JUNHO</creator><creator>LEE, JAEWON</creator><scope>EVB</scope></search><sort><creationdate>20210301</creationdate><title>Data processing system, data processing device, and method of operating a slave device</title><author>JANG, HORANG ; SCHERRER, TOMAS ; HUH, JUNHO ; LEE, JAEWON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI720005BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>JANG, HORANG</creatorcontrib><creatorcontrib>SCHERRER, TOMAS</creatorcontrib><creatorcontrib>HUH, JUNHO</creatorcontrib><creatorcontrib>LEE, JAEWON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JANG, HORANG</au><au>SCHERRER, TOMAS</au><au>HUH, JUNHO</au><au>LEE, JAEWON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Data processing system, data processing device, and method of operating a slave device</title><date>2021-03-01</date><risdate>2021</risdate><abstract>A system including: a master device configured to generate a first signal having a periodic pulse, wherein the first signal includes data; and a slave device including a pin, a delay circuit, a buffer, and a processing circuit, wherein the slave device receives the first signal at the pin, delays the first signal with the delay circuit to generate a second signal having a first delay, delays the first signal with the buffer to generate a third signal having a second delay, and reads the data from the second signal using the third signal at the processing circuit.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TWI720005BB |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
| title | Data processing system, data processing device, and method of operating a slave device |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T22%3A36%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JANG,%20HORANG&rft.date=2021-03-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI720005BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |