Semiconductor structures and methods of fabricating the same and methods of fabricating semiconductor transistor structures

The present disclosure relates to a semiconductor device and a manufacturing method of fabricating a semiconductor structure. The method includes forming an opening in a substrate and depositing a conformal metal layer in the opening. The depositing includes performing one or more deposition cycles....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHOU, CHI-YU, TANG, TSUNG-TA, WANG, CHUNIEH, PAI, YUEHING, YANG, CHI-JEN, LEE, HSIEN-MING, YANG, HUAI-TEI, LIN, PO-YU, WANG, YI-TING
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHOU, CHI-YU
TANG, TSUNG-TA
WANG, CHUNIEH
PAI, YUEHING
YANG, CHI-JEN
LEE, HSIEN-MING
YANG, HUAI-TEI
LIN, PO-YU
WANG, YI-TING
description The present disclosure relates to a semiconductor device and a manufacturing method of fabricating a semiconductor structure. The method includes forming an opening in a substrate and depositing a conformal metal layer in the opening. The depositing includes performing one or more deposition cycles. The deposition includes flowing a first precursor into a deposition chamber and purging the deposition chamber to remove at least a portion of the first precursor. The method also includes flowing a second precursor into the deposition chamber to form a sublayer of the conformal metal layer and purging the deposition chamber to remove at least a portion of the second precursor. The method further includes performing a metallic halide etching (MHE) process that includes flowing a third precursor into the deposition chamber.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI706444BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI706444BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI706444BB3</originalsourceid><addsrcrecordid>eNrjZKgOTs3NTM7PSylNLskvUiguKQIySotSixUS81IUclNLMvJTihXy0xTSEpOKMpMTSzLz0hVKMlIVihNzU_GpKUYxt6QoMa84sxjVCh4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEh8S7mluYGZiYuLkZEyEEgDzzkkQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor structures and methods of fabricating the same and methods of fabricating semiconductor transistor structures</title><source>esp@cenet</source><creator>CHOU, CHI-YU ; TANG, TSUNG-TA ; WANG, CHUNIEH ; PAI, YUEHING ; YANG, CHI-JEN ; LEE, HSIEN-MING ; YANG, HUAI-TEI ; LIN, PO-YU ; WANG, YI-TING</creator><creatorcontrib>CHOU, CHI-YU ; TANG, TSUNG-TA ; WANG, CHUNIEH ; PAI, YUEHING ; YANG, CHI-JEN ; LEE, HSIEN-MING ; YANG, HUAI-TEI ; LIN, PO-YU ; WANG, YI-TING</creatorcontrib><description>The present disclosure relates to a semiconductor device and a manufacturing method of fabricating a semiconductor structure. The method includes forming an opening in a substrate and depositing a conformal metal layer in the opening. The depositing includes performing one or more deposition cycles. The deposition includes flowing a first precursor into a deposition chamber and purging the deposition chamber to remove at least a portion of the first precursor. The method also includes flowing a second precursor into the deposition chamber to form a sublayer of the conformal metal layer and purging the deposition chamber to remove at least a portion of the second precursor. The method further includes performing a metallic halide etching (MHE) process that includes flowing a third precursor into the deposition chamber.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201001&amp;DB=EPODOC&amp;CC=TW&amp;NR=I706444B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201001&amp;DB=EPODOC&amp;CC=TW&amp;NR=I706444B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHOU, CHI-YU</creatorcontrib><creatorcontrib>TANG, TSUNG-TA</creatorcontrib><creatorcontrib>WANG, CHUNIEH</creatorcontrib><creatorcontrib>PAI, YUEHING</creatorcontrib><creatorcontrib>YANG, CHI-JEN</creatorcontrib><creatorcontrib>LEE, HSIEN-MING</creatorcontrib><creatorcontrib>YANG, HUAI-TEI</creatorcontrib><creatorcontrib>LIN, PO-YU</creatorcontrib><creatorcontrib>WANG, YI-TING</creatorcontrib><title>Semiconductor structures and methods of fabricating the same and methods of fabricating semiconductor transistor structures</title><description>The present disclosure relates to a semiconductor device and a manufacturing method of fabricating a semiconductor structure. The method includes forming an opening in a substrate and depositing a conformal metal layer in the opening. The depositing includes performing one or more deposition cycles. The deposition includes flowing a first precursor into a deposition chamber and purging the deposition chamber to remove at least a portion of the first precursor. The method also includes flowing a second precursor into the deposition chamber to form a sublayer of the conformal metal layer and purging the deposition chamber to remove at least a portion of the second precursor. The method further includes performing a metallic halide etching (MHE) process that includes flowing a third precursor into the deposition chamber.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZKgOTs3NTM7PSylNLskvUiguKQIySotSixUS81IUclNLMvJTihXy0xTSEpOKMpMTSzLz0hVKMlIVihNzU_GpKUYxt6QoMa84sxjVCh4G1rTEnOJUXijNzaDg5hri7KGbWpAfn1pckJicmpdaEh8S7mluYGZiYuLkZEyEEgDzzkkQ</recordid><startdate>20201001</startdate><enddate>20201001</enddate><creator>CHOU, CHI-YU</creator><creator>TANG, TSUNG-TA</creator><creator>WANG, CHUNIEH</creator><creator>PAI, YUEHING</creator><creator>YANG, CHI-JEN</creator><creator>LEE, HSIEN-MING</creator><creator>YANG, HUAI-TEI</creator><creator>LIN, PO-YU</creator><creator>WANG, YI-TING</creator><scope>EVB</scope></search><sort><creationdate>20201001</creationdate><title>Semiconductor structures and methods of fabricating the same and methods of fabricating semiconductor transistor structures</title><author>CHOU, CHI-YU ; TANG, TSUNG-TA ; WANG, CHUNIEH ; PAI, YUEHING ; YANG, CHI-JEN ; LEE, HSIEN-MING ; YANG, HUAI-TEI ; LIN, PO-YU ; WANG, YI-TING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI706444BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHOU, CHI-YU</creatorcontrib><creatorcontrib>TANG, TSUNG-TA</creatorcontrib><creatorcontrib>WANG, CHUNIEH</creatorcontrib><creatorcontrib>PAI, YUEHING</creatorcontrib><creatorcontrib>YANG, CHI-JEN</creatorcontrib><creatorcontrib>LEE, HSIEN-MING</creatorcontrib><creatorcontrib>YANG, HUAI-TEI</creatorcontrib><creatorcontrib>LIN, PO-YU</creatorcontrib><creatorcontrib>WANG, YI-TING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHOU, CHI-YU</au><au>TANG, TSUNG-TA</au><au>WANG, CHUNIEH</au><au>PAI, YUEHING</au><au>YANG, CHI-JEN</au><au>LEE, HSIEN-MING</au><au>YANG, HUAI-TEI</au><au>LIN, PO-YU</au><au>WANG, YI-TING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor structures and methods of fabricating the same and methods of fabricating semiconductor transistor structures</title><date>2020-10-01</date><risdate>2020</risdate><abstract>The present disclosure relates to a semiconductor device and a manufacturing method of fabricating a semiconductor structure. The method includes forming an opening in a substrate and depositing a conformal metal layer in the opening. The depositing includes performing one or more deposition cycles. The deposition includes flowing a first precursor into a deposition chamber and purging the deposition chamber to remove at least a portion of the first precursor. The method also includes flowing a second precursor into the deposition chamber to form a sublayer of the conformal metal layer and purging the deposition chamber to remove at least a portion of the second precursor. The method further includes performing a metallic halide etching (MHE) process that includes flowing a third precursor into the deposition chamber.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TWI706444BB
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor structures and methods of fabricating the same and methods of fabricating semiconductor transistor structures
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T03%3A13%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHOU,%20CHI-YU&rft.date=2020-10-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI706444BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true