Flash memory controller and associated accessing method and electronic device

The present invention provides a memory controller including an artificial intelligence (AI) module and a microprocessor. In the operations of the memory controller, the AI module receives a read command from a host device, and generates an auxiliary command according to the read command. The microp...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	CHEN, YENUNG, PAN, JIUNN-JONG, HSU, WEI-REN, WEI, YI-TING
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	CALCULATING COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	CHEN, YENUNG PAN, JIUNN-JONG HSU, WEI-REN WEI, YI-TING
description	The present invention provides a memory controller including an artificial intelligence (AI) module and a microprocessor. In the operations of the memory controller, the AI module receives a read command from a host device, and generates an auxiliary command according to the read command. The microprocessor is configured to select a first L2P mapping table according to a logical address included in the read command, and refer to the first L2P mapping table to read data from a memory module. The microprocessor is further configured to read a second L2P mapping table from the memory module according to the auxiliary command, wherein the second L2P mapping table does not include the logical address included in the read command.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI698874BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI698874BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI698874BB3</originalsourceid><addsrcrecordid>eNrjZPB1y0kszlDITc3NL6pUSM7PKynKz8lJLVJIzEtRSCwuzk_OTCxJBTKTk1OLizPz0oFKSzLyU8DyqTmpyUD1eZnJCimpZZnJqTwMrGmJOcWpvFCam0HBzTXE2UM3tSA_PrW4IDE5NS-1JD4k3NPM0sLC3MTJyZgIJQCjZDas</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Flash memory controller and associated accessing method and electronic device</title><source>esp@cenet</source><creator>CHEN, YENUNG ; PAN, JIUNN-JONG ; HSU, WEI-REN ; WEI, YI-TING</creator><creatorcontrib>CHEN, YENUNG ; PAN, JIUNN-JONG ; HSU, WEI-REN ; WEI, YI-TING</creatorcontrib><description>The present invention provides a memory controller including an artificial intelligence (AI) module and a microprocessor. In the operations of the memory controller, the AI module receives a read command from a host device, and generates an auxiliary command according to the read command. The microprocessor is configured to select a first L2P mapping table according to a logical address included in the read command, and refer to the first L2P mapping table to read data from a memory module. The microprocessor is further configured to read a second L2P mapping table from the memory module according to the auxiliary command, wherein the second L2P mapping table does not include the logical address included in the read command.</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200711&DB=EPODOC&CC=TW&NR=I698874B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200711&DB=EPODOC&CC=TW&NR=I698874B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEN, YENUNG</creatorcontrib><creatorcontrib>PAN, JIUNN-JONG</creatorcontrib><creatorcontrib>HSU, WEI-REN</creatorcontrib><creatorcontrib>WEI, YI-TING</creatorcontrib><title>Flash memory controller and associated accessing method and electronic device</title><description>The present invention provides a memory controller including an artificial intelligence (AI) module and a microprocessor. In the operations of the memory controller, the AI module receives a read command from a host device, and generates an auxiliary command according to the read command. The microprocessor is configured to select a first L2P mapping table according to a logical address included in the read command, and refer to the first L2P mapping table to read data from a memory module. The microprocessor is further configured to read a second L2P mapping table from the memory module according to the auxiliary command, wherein the second L2P mapping table does not include the logical address included in the read command.</description><subject>CALCULATING</subject><subject>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPB1y0kszlDITc3NL6pUSM7PKynKz8lJLVJIzEtRSCwuzk_OTCxJBTKTk1OLizPz0oFKSzLyU8DyqTmpyUD1eZnJCimpZZnJqTwMrGmJOcWpvFCam0HBzTXE2UM3tSA_PrW4IDE5NS-1JD4k3NPM0sLC3MTJyZgIJQCjZDas</recordid><startdate>20200711</startdate><enddate>20200711</enddate><creator>CHEN, YENUNG</creator><creator>PAN, JIUNN-JONG</creator><creator>HSU, WEI-REN</creator><creator>WEI, YI-TING</creator><scope>EVB</scope></search><sort><creationdate>20200711</creationdate><title>Flash memory controller and associated accessing method and electronic device</title><author>CHEN, YENUNG ; PAN, JIUNN-JONG ; HSU, WEI-REN ; WEI, YI-TING</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI698874BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEN, YENUNG</creatorcontrib><creatorcontrib>PAN, JIUNN-JONG</creatorcontrib><creatorcontrib>HSU, WEI-REN</creatorcontrib><creatorcontrib>WEI, YI-TING</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEN, YENUNG</au><au>PAN, JIUNN-JONG</au><au>HSU, WEI-REN</au><au>WEI, YI-TING</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Flash memory controller and associated accessing method and electronic device</title><date>2020-07-11</date><risdate>2020</risdate><abstract>The present invention provides a memory controller including an artificial intelligence (AI) module and a microprocessor. In the operations of the memory controller, the AI module receives a read command from a host device, and generates an auxiliary command according to the read command. The microprocessor is configured to select a first L2P mapping table according to a logical address included in the read command, and refer to the first L2P mapping table to read data from a memory module. The microprocessor is further configured to read a second L2P mapping table from the memory module according to the auxiliary command, wherein the second L2P mapping table does not include the logical address included in the read command.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	chi ; eng
recordid	cdi_epo_espacenet_TWI698874BB
source	esp@cenet
subjects	CALCULATING COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES
title	Flash memory controller and associated accessing method and electronic device
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T20%3A26%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEN,%20YENUNG&rft.date=2020-07-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI698874BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true