Front end of microprocessor andcomputer-implemented method for performing zero bubble conditional branch prediction

Embodiments include a micro BTB, which can predict up to two branches per cycle, every cycle, with zero bubble insertion on either a taken or not taken prediction, thereby significantly improving performance and reducing power consumption of a microprocessor. A front end of a microprocessor can incl...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	ZURASKI, GERALD DAVID, SNYDER, TIMOTHY RUSSELL, DUNDAS, JAMES
Format:	Patent
Sprache:	chi ; eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	ZURASKI, GERALD DAVID SNYDER, TIMOTHY RUSSELL DUNDAS, JAMES
description	Embodiments include a micro BTB, which can predict up to two branches per cycle, every cycle, with zero bubble insertion on either a taken or not taken prediction, thereby significantly improving performance and reducing power consumption of a microprocessor. A front end of a microprocessor can include a main front end logic section having a main BTB, a micro BTB to produce prediction information, and a decoupling queue. The micro BTB can include a graph having multiple entries, and a CAM having multiple items. Each of the entries of the graph can include a link pointer to a next branch in a taken direction, and a link pointer to a next branch in a not-taken direction. The micro BTB can insert a hot branch into the graph as a new seed.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI697837BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI697837BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI697837BB3</originalsourceid><addsrcrecordid>eNqNykEKwjAQRuFuXIh6h7lAVwWr24pF9wWXJU3-aiCZCZN04-mt4AFcffB42yr3KlwI7Ehmit6qJBWLnEXJsLMS01KgtY8pIIILHEWUlzia1yVBV6LnJ72hQtMyTQFkhZ0vXtgEmtSwfVFSOG-_bV9tZhMyDj93FfXX4XKrkWRETsaCUcbhcT-e21PTdl3zx_IBbu1F5g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Front end of microprocessor andcomputer-implemented method for performing zero bubble conditional branch prediction</title><source>esp@cenet</source><creator>ZURASKI, GERALD DAVID ; SNYDER, TIMOTHY RUSSELL ; DUNDAS, JAMES</creator><creatorcontrib>ZURASKI, GERALD DAVID ; SNYDER, TIMOTHY RUSSELL ; DUNDAS, JAMES</creatorcontrib><description>Embodiments include a micro BTB, which can predict up to two branches per cycle, every cycle, with zero bubble insertion on either a taken or not taken prediction, thereby significantly improving performance and reducing power consumption of a microprocessor. A front end of a microprocessor can include a main front end logic section having a main BTB, a micro BTB to produce prediction information, and a decoupling queue. The micro BTB can include a graph having multiple entries, and a CAM having multiple items. Each of the entries of the graph can include a link pointer to a next branch in a taken direction, and a link pointer to a next branch in a not-taken direction. The micro BTB can insert a hot branch into the graph as a new seed.</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200701&DB=EPODOC&CC=TW&NR=I697837B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200701&DB=EPODOC&CC=TW&NR=I697837B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ZURASKI, GERALD DAVID</creatorcontrib><creatorcontrib>SNYDER, TIMOTHY RUSSELL</creatorcontrib><creatorcontrib>DUNDAS, JAMES</creatorcontrib><title>Front end of microprocessor andcomputer-implemented method for performing zero bubble conditional branch prediction</title><description>Embodiments include a micro BTB, which can predict up to two branches per cycle, every cycle, with zero bubble insertion on either a taken or not taken prediction, thereby significantly improving performance and reducing power consumption of a microprocessor. A front end of a microprocessor can include a main front end logic section having a main BTB, a micro BTB to produce prediction information, and a decoupling queue. The micro BTB can include a graph having multiple entries, and a CAM having multiple items. Each of the entries of the graph can include a link pointer to a next branch in a taken direction, and a link pointer to a next branch in a not-taken direction. The micro BTB can insert a hot branch into the graph as a new seed.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNykEKwjAQRuFuXIh6h7lAVwWr24pF9wWXJU3-aiCZCZN04-mt4AFcffB42yr3KlwI7Ehmit6qJBWLnEXJsLMS01KgtY8pIIILHEWUlzia1yVBV6LnJ72hQtMyTQFkhZ0vXtgEmtSwfVFSOG-_bV9tZhMyDj93FfXX4XKrkWRETsaCUcbhcT-e21PTdl3zx_IBbu1F5g</recordid><startdate>20200701</startdate><enddate>20200701</enddate><creator>ZURASKI, GERALD DAVID</creator><creator>SNYDER, TIMOTHY RUSSELL</creator><creator>DUNDAS, JAMES</creator><scope>EVB</scope></search><sort><creationdate>20200701</creationdate><title>Front end of microprocessor andcomputer-implemented method for performing zero bubble conditional branch prediction</title><author>ZURASKI, GERALD DAVID ; SNYDER, TIMOTHY RUSSELL ; DUNDAS, JAMES</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI697837BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ZURASKI, GERALD DAVID</creatorcontrib><creatorcontrib>SNYDER, TIMOTHY RUSSELL</creatorcontrib><creatorcontrib>DUNDAS, JAMES</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ZURASKI, GERALD DAVID</au><au>SNYDER, TIMOTHY RUSSELL</au><au>DUNDAS, JAMES</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Front end of microprocessor andcomputer-implemented method for performing zero bubble conditional branch prediction</title><date>2020-07-01</date><risdate>2020</risdate><abstract>Embodiments include a micro BTB, which can predict up to two branches per cycle, every cycle, with zero bubble insertion on either a taken or not taken prediction, thereby significantly improving performance and reducing power consumption of a microprocessor. A front end of a microprocessor can include a main front end logic section having a main BTB, a micro BTB to produce prediction information, and a decoupling queue. The micro BTB can include a graph having multiple entries, and a CAM having multiple items. Each of the entries of the graph can include a link pointer to a next branch in a taken direction, and a link pointer to a next branch in a not-taken direction. The micro BTB can insert a hot branch into the graph as a new seed.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	chi ; eng
recordid	cdi_epo_espacenet_TWI697837BB
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	Front end of microprocessor andcomputer-implemented method for performing zero bubble conditional branch prediction
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T18%3A52%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ZURASKI,%20GERALD%20DAVID&rft.date=2020-07-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI697837BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true