A method to enhance programming performance in multi-level nvm devices

A method to enhance programming performance in multi-level nvm devices

An apparatus includes an interface and a processor. The interface is configured to communicate with a memory device. The processor is configured to send to the memory device, via the interface, a sequence of write commands that program multiple types of memory pages that incur respective different p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MOULER, STAS, LEVY, ATAI, KASORLA, YOAV, KOYFMAN, DMITRY, BORISENKOV, ALEX
Format: Patent
Sprache:chi ; eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MOULER, STAS
LEVY, ATAI
KASORLA, YOAV
KOYFMAN, DMITRY
BORISENKOV, ALEX
description An apparatus includes an interface and a processor. The interface is configured to communicate with a memory device. The processor is configured to send to the memory device, via the interface, a sequence of write commands that program multiple types of memory pages that incur respective different programming durations in the memory device, while inserting in the sequence suspension periods for permitting execution of storage commands that are not part of the sequence, such that at least some of the suspension periods are followed by write commands of types that do not have a shortest programming duration among the programming durations.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI575383BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI575383BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI575383BB3</originalsourceid><addsrcrecordid>eNqNykEKwjAQRuFsXIh6h7lAV6Ho1orF7gsuS0j_toHMJCRpzi-IB3D14OMdVX8nRtnCTCUQZDNiQTGFNRlmJytFpCUk_roT4t0X13hUeJLKNKM6i3xWh8X4jMuvJ0X9c3y8GsQwIUdjISjT-B7aa6tvuuv0H8sHwcYznA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>A method to enhance programming performance in multi-level nvm devices</title><source>esp@cenet</source><creator>MOULER, STAS ; LEVY, ATAI ; KASORLA, YOAV ; KOYFMAN, DMITRY ; BORISENKOV, ALEX</creator><creatorcontrib>MOULER, STAS ; LEVY, ATAI ; KASORLA, YOAV ; KOYFMAN, DMITRY ; BORISENKOV, ALEX</creatorcontrib><description>An apparatus includes an interface and a processor. The interface is configured to communicate with a memory device. The processor is configured to send to the memory device, via the interface, a sequence of write commands that program multiple types of memory pages that incur respective different programming durations in the memory device, while inserting in the sequence suspension periods for permitting execution of storage commands that are not part of the sequence, such that at least some of the suspension periods are followed by write commands of types that do not have a shortest programming duration among the programming durations.</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170321&amp;DB=EPODOC&amp;CC=TW&amp;NR=I575383B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170321&amp;DB=EPODOC&amp;CC=TW&amp;NR=I575383B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MOULER, STAS</creatorcontrib><creatorcontrib>LEVY, ATAI</creatorcontrib><creatorcontrib>KASORLA, YOAV</creatorcontrib><creatorcontrib>KOYFMAN, DMITRY</creatorcontrib><creatorcontrib>BORISENKOV, ALEX</creatorcontrib><title>A method to enhance programming performance in multi-level nvm devices</title><description>An apparatus includes an interface and a processor. The interface is configured to communicate with a memory device. The processor is configured to send to the memory device, via the interface, a sequence of write commands that program multiple types of memory pages that incur respective different programming durations in the memory device, while inserting in the sequence suspension periods for permitting execution of storage commands that are not part of the sequence, such that at least some of the suspension periods are followed by write commands of types that do not have a shortest programming duration among the programming durations.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNykEKwjAQRuFsXIh6h7lAV6Ho1orF7gsuS0j_toHMJCRpzi-IB3D14OMdVX8nRtnCTCUQZDNiQTGFNRlmJytFpCUk_roT4t0X13hUeJLKNKM6i3xWh8X4jMuvJ0X9c3y8GsQwIUdjISjT-B7aa6tvuuv0H8sHwcYznA</recordid><startdate>20170321</startdate><enddate>20170321</enddate><creator>MOULER, STAS</creator><creator>LEVY, ATAI</creator><creator>KASORLA, YOAV</creator><creator>KOYFMAN, DMITRY</creator><creator>BORISENKOV, ALEX</creator><scope>EVB</scope></search><sort><creationdate>20170321</creationdate><title>A method to enhance programming performance in multi-level nvm devices</title><author>MOULER, STAS ; LEVY, ATAI ; KASORLA, YOAV ; KOYFMAN, DMITRY ; BORISENKOV, ALEX</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI575383BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2017</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MOULER, STAS</creatorcontrib><creatorcontrib>LEVY, ATAI</creatorcontrib><creatorcontrib>KASORLA, YOAV</creatorcontrib><creatorcontrib>KOYFMAN, DMITRY</creatorcontrib><creatorcontrib>BORISENKOV, ALEX</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MOULER, STAS</au><au>LEVY, ATAI</au><au>KASORLA, YOAV</au><au>KOYFMAN, DMITRY</au><au>BORISENKOV, ALEX</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>A method to enhance programming performance in multi-level nvm devices</title><date>2017-03-21</date><risdate>2017</risdate><abstract>An apparatus includes an interface and a processor. The interface is configured to communicate with a memory device. The processor is configured to send to the memory device, via the interface, a sequence of write commands that program multiple types of memory pages that incur respective different programming durations in the memory device, while inserting in the sequence suspension periods for permitting execution of storage commands that are not part of the sequence, such that at least some of the suspension periods are followed by write commands of types that do not have a shortest programming duration among the programming durations.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TWI575383BB
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title A method to enhance programming performance in multi-level nvm devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T18%3A10%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MOULER,%20STAS&rft.date=2017-03-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI575383BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true