Double-layered single surface metal foil clad laminated sheet and method of fabricating thereof,and single surface print wiring board and method of fabricating thereof

Double-layered single surface metal foil clad laminated sheet and method of fabricating thereof,and single surface print wiring board and method of fabricating thereof

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SAITOU, KIYOSHI, ONOZEKI, HITOSHI, TANABE, TAKAHIRO
Format: Patent
Sprache:chi ; eng
Schlagworte:
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
LAYERED PRODUCTS
LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PERFORMING OPERATIONS
PRINTED CIRCUITS
TRANSPORTING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SAITOU, KIYOSHI
ONOZEKI, HITOSHI
TANABE, TAKAHIRO
description
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI481499BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI481499BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI481499BB3</originalsourceid><addsrcrecordid>eNqNzD0KwkAQQOE0FqLeYQ5gCjGFaf1D-4BlmGRnzcJkJ-xOEE_kNc2ClY1Wr_l48-x1lLFhyhmfFMhAdP7OBHEMFluCnhQZrDiGltEAY-88aoIdkQJ6k0wnBsSCxSa4FnV6gHbTT-w6ia_pEJxXeLiQXCMYzO_PMptZ5EirTxcZnE_V4ZLTIDXFYfp60rq6XYvdpijL_X77B3kDDPZX3w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Double-layered single surface metal foil clad laminated sheet and method of fabricating thereof,and single surface print wiring board and method of fabricating thereof</title><source>esp@cenet</source><creator>SAITOU, KIYOSHI ; ONOZEKI, HITOSHI ; TANABE, TAKAHIRO</creator><creatorcontrib>SAITOU, KIYOSHI ; ONOZEKI, HITOSHI ; TANABE, TAKAHIRO</creatorcontrib><language>chi ; eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; LAYERED PRODUCTS ; LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PERFORMING OPERATIONS ; PRINTED CIRCUITS ; TRANSPORTING</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150421&amp;DB=EPODOC&amp;CC=TW&amp;NR=I481499B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25568,76551</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150421&amp;DB=EPODOC&amp;CC=TW&amp;NR=I481499B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SAITOU, KIYOSHI</creatorcontrib><creatorcontrib>ONOZEKI, HITOSHI</creatorcontrib><creatorcontrib>TANABE, TAKAHIRO</creatorcontrib><title>Double-layered single surface metal foil clad laminated sheet and method of fabricating thereof,and single surface print wiring board and method of fabricating thereof</title><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>LAYERED PRODUCTS</subject><subject>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PERFORMING OPERATIONS</subject><subject>PRINTED CIRCUITS</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzD0KwkAQQOE0FqLeYQ5gCjGFaf1D-4BlmGRnzcJkJ-xOEE_kNc2ClY1Wr_l48-x1lLFhyhmfFMhAdP7OBHEMFluCnhQZrDiGltEAY-88aoIdkQJ6k0wnBsSCxSa4FnV6gHbTT-w6ia_pEJxXeLiQXCMYzO_PMptZ5EirTxcZnE_V4ZLTIDXFYfp60rq6XYvdpijL_X77B3kDDPZX3w</recordid><startdate>20150421</startdate><enddate>20150421</enddate><creator>SAITOU, KIYOSHI</creator><creator>ONOZEKI, HITOSHI</creator><creator>TANABE, TAKAHIRO</creator><scope>EVB</scope></search><sort><creationdate>20150421</creationdate><title>Double-layered single surface metal foil clad laminated sheet and method of fabricating thereof,and single surface print wiring board and method of fabricating thereof</title><author>SAITOU, KIYOSHI ; ONOZEKI, HITOSHI ; TANABE, TAKAHIRO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI481499BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2015</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>LAYERED PRODUCTS</topic><topic>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PERFORMING OPERATIONS</topic><topic>PRINTED CIRCUITS</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>SAITOU, KIYOSHI</creatorcontrib><creatorcontrib>ONOZEKI, HITOSHI</creatorcontrib><creatorcontrib>TANABE, TAKAHIRO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SAITOU, KIYOSHI</au><au>ONOZEKI, HITOSHI</au><au>TANABE, TAKAHIRO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Double-layered single surface metal foil clad laminated sheet and method of fabricating thereof,and single surface print wiring board and method of fabricating thereof</title><date>2015-04-21</date><risdate>2015</risdate><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TWI481499BB
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
LAYERED PRODUCTS
LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PERFORMING OPERATIONS
PRINTED CIRCUITS
TRANSPORTING
title Double-layered single surface metal foil clad laminated sheet and method of fabricating thereof,and single surface print wiring board and method of fabricating thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-17T13%3A24%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SAITOU,%20KIYOSHI&rft.date=2015-04-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI481499BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true