Integrated circuit for reducing CPU surge, computer system with the integrated circuit, and method for reducing CPU surge
Methods and systems of providing power to a central processing unit (CPU) provide for enhanced surge protection during CPU current consumption going from high current to low current consumption. In one approach, a circuit as a power output stage with an output node, and a controller circuit coupled...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | NGUYEN, DON WAIZMAN, ALEXANDER |
| description | Methods and systems of providing power to a central processing unit (CPU) provide for enhanced surge protection during CPU current consumption going from high current to low current consumption. In one approach, a circuit as a power output stage with an output node, and a controller circuit coupled to the power output stage. The controller circuit selectively switches the power output stage into a current ramp down mode based on detection of a voltage surge at the output node. The power output stage has an associated current ramp down rate. The CPU is coupled to the output node and a surge notification input of the power output stage, where the power output stage accelerates the current ramp down based on a notification signal from the CPU for a duration proportional to the change in CPU current consumption from high to low current consumption. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI257545BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI257545BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI257545BB3</originalsourceid><addsrcrecordid>eNqNzLEKwjAYReEuDqK-w32AuqjFvUWxm0PFsYTktg20SUn-IH17FzcRnM5y-NbZUjthH5TQQNugkxV0PiDQJG1dj-r-QEyhZw7tpzkJA-IShRNeVgbIQNgvI4dyBhNl8OaHt81WnRojd59uMlwvTXXbc_Yt46w0HaVtnvWhOBenoiyPfyxvQxhGHw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated circuit for reducing CPU surge, computer system with the integrated circuit, and method for reducing CPU surge</title><source>esp@cenet</source><creator>NGUYEN, DON ; WAIZMAN, ALEXANDER</creator><creatorcontrib>NGUYEN, DON ; WAIZMAN, ALEXANDER</creatorcontrib><description>Methods and systems of providing power to a central processing unit (CPU) provide for enhanced surge protection during CPU current consumption going from high current to low current consumption. In one approach, a circuit as a power output stage with an output node, and a controller circuit coupled to the power output stage. The controller circuit selectively switches the power output stage into a current ramp down mode based on detection of a voltage surge at the output node. The power output stage has an associated current ramp down rate. The CPU is coupled to the output node and a surge notification input of the power output stage, where the power output stage accelerates the current ramp down based on a notification signal from the CPU for a duration proportional to the change in CPU current consumption from high to low current consumption.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS ; GENERATION ; PHYSICS</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060701&DB=EPODOC&CC=TW&NR=I257545B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20060701&DB=EPODOC&CC=TW&NR=I257545B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NGUYEN, DON</creatorcontrib><creatorcontrib>WAIZMAN, ALEXANDER</creatorcontrib><title>Integrated circuit for reducing CPU surge, computer system with the integrated circuit, and method for reducing CPU surge</title><description>Methods and systems of providing power to a central processing unit (CPU) provide for enhanced surge protection during CPU current consumption going from high current to low current consumption. In one approach, a circuit as a power output stage with an output node, and a controller circuit coupled to the power output stage. The controller circuit selectively switches the power output stage into a current ramp down mode based on detection of a voltage surge at the output node. The power output stage has an associated current ramp down rate. The CPU is coupled to the output node and a surge notification input of the power output stage, where the power output stage accelerates the current ramp down based on a notification signal from the CPU for a duration proportional to the change in CPU current consumption from high to low current consumption.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS</subject><subject>GENERATION</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzLEKwjAYReEuDqK-w32AuqjFvUWxm0PFsYTktg20SUn-IH17FzcRnM5y-NbZUjthH5TQQNugkxV0PiDQJG1dj-r-QEyhZw7tpzkJA-IShRNeVgbIQNgvI4dyBhNl8OaHt81WnRojd59uMlwvTXXbc_Yt46w0HaVtnvWhOBenoiyPfyxvQxhGHw</recordid><startdate>20060701</startdate><enddate>20060701</enddate><creator>NGUYEN, DON</creator><creator>WAIZMAN, ALEXANDER</creator><scope>EVB</scope></search><sort><creationdate>20060701</creationdate><title>Integrated circuit for reducing CPU surge, computer system with the integrated circuit, and method for reducing CPU surge</title><author>NGUYEN, DON ; WAIZMAN, ALEXANDER</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI257545BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS</topic><topic>GENERATION</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>NGUYEN, DON</creatorcontrib><creatorcontrib>WAIZMAN, ALEXANDER</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NGUYEN, DON</au><au>WAIZMAN, ALEXANDER</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated circuit for reducing CPU surge, computer system with the integrated circuit, and method for reducing CPU surge</title><date>2006-07-01</date><risdate>2006</risdate><abstract>Methods and systems of providing power to a central processing unit (CPU) provide for enhanced surge protection during CPU current consumption going from high current to low current consumption. In one approach, a circuit as a power output stage with an output node, and a controller circuit coupled to the power output stage. The controller circuit selectively switches the power output stage into a current ramp down mode based on detection of a voltage surge at the output node. The power output stage has an associated current ramp down rate. The CPU is coupled to the output node and a surge notification input of the power output stage, where the power output stage accelerates the current ramp down based on a notification signal from the CPU for a duration proportional to the change in CPU current consumption from high to low current consumption.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_TWI257545BB |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING CONVERSION OR DISTRIBUTION OF ELECTRIC POWER COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS GENERATION PHYSICS |
| title | Integrated circuit for reducing CPU surge, computer system with the integrated circuit, and method for reducing CPU surge |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T14%3A36%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NGUYEN,%20DON&rft.date=2006-07-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI257545BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |