Semiconductor apparatus

Semiconductor apparatus

A kind of semiconductor device restrains the temperature rising of wiring pattern after main current passed and the rising of component cost. There are a copper pattern 33 formed on the insulated circuit substrate 32, a heat spreader 34 welded on copper pattern 33, and a semiconductor chip 35 instal...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: AKAGAWA, KOICHI, ISHIKAWA, JUN, ONISHI, HIROYUKI, NAGASE, TOSHIAKI
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator AKAGAWA, KOICHI
ISHIKAWA, JUN
ONISHI, HIROYUKI
NAGASE, TOSHIAKI
description A kind of semiconductor device restrains the temperature rising of wiring pattern after main current passed and the rising of component cost. There are a copper pattern 33 formed on the insulated circuit substrate 32, a heat spreader 34 welded on copper pattern 33, and a semiconductor chip 35 installed on heat spreader 34 to make the distance a between the side 36a of outer electrode 36 and side 34a of heat spreader 34 in a shorter form to install outer electrode 36 and heat spreader 34. Thereby, it can restrain the temperature rising of copper pattern 33 between side 36a of outer electrode 36 and side 34a of heat spreader 34.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI255542BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI255542BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI255542BB3</originalsourceid><addsrcrecordid>eNrjZBAPTs3NTM7PSylNLskvUkgsKEgsSiwpLeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfEh4Z5GpqamJkZOTsZEKAEAv0kiZg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor apparatus</title><source>esp@cenet</source><creator>AKAGAWA, KOICHI ; ISHIKAWA, JUN ; ONISHI, HIROYUKI ; NAGASE, TOSHIAKI</creator><creatorcontrib>AKAGAWA, KOICHI ; ISHIKAWA, JUN ; ONISHI, HIROYUKI ; NAGASE, TOSHIAKI</creatorcontrib><description>A kind of semiconductor device restrains the temperature rising of wiring pattern after main current passed and the rising of component cost. There are a copper pattern 33 formed on the insulated circuit substrate 32, a heat spreader 34 welded on copper pattern 33, and a semiconductor chip 35 installed on heat spreader 34 to make the distance a between the side 36a of outer electrode 36 and side 34a of heat spreader 34 in a shorter form to install outer electrode 36 and heat spreader 34. Thereby, it can restrain the temperature rising of copper pattern 33 between side 36a of outer electrode 36 and side 34a of heat spreader 34.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060521&amp;DB=EPODOC&amp;CC=TW&amp;NR=I255542B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060521&amp;DB=EPODOC&amp;CC=TW&amp;NR=I255542B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AKAGAWA, KOICHI</creatorcontrib><creatorcontrib>ISHIKAWA, JUN</creatorcontrib><creatorcontrib>ONISHI, HIROYUKI</creatorcontrib><creatorcontrib>NAGASE, TOSHIAKI</creatorcontrib><title>Semiconductor apparatus</title><description>A kind of semiconductor device restrains the temperature rising of wiring pattern after main current passed and the rising of component cost. There are a copper pattern 33 formed on the insulated circuit substrate 32, a heat spreader 34 welded on copper pattern 33, and a semiconductor chip 35 installed on heat spreader 34 to make the distance a between the side 36a of outer electrode 36 and side 34a of heat spreader 34 in a shorter form to install outer electrode 36 and heat spreader 34. Thereby, it can restrain the temperature rising of copper pattern 33 between side 36a of outer electrode 36 and side 34a of heat spreader 34.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAPTs3NTM7PSylNLskvUkgsKEgsSiwpLeZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfEh4Z5GpqamJkZOTsZEKAEAv0kiZg</recordid><startdate>20060521</startdate><enddate>20060521</enddate><creator>AKAGAWA, KOICHI</creator><creator>ISHIKAWA, JUN</creator><creator>ONISHI, HIROYUKI</creator><creator>NAGASE, TOSHIAKI</creator><scope>EVB</scope></search><sort><creationdate>20060521</creationdate><title>Semiconductor apparatus</title><author>AKAGAWA, KOICHI ; ISHIKAWA, JUN ; ONISHI, HIROYUKI ; NAGASE, TOSHIAKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI255542BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>AKAGAWA, KOICHI</creatorcontrib><creatorcontrib>ISHIKAWA, JUN</creatorcontrib><creatorcontrib>ONISHI, HIROYUKI</creatorcontrib><creatorcontrib>NAGASE, TOSHIAKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AKAGAWA, KOICHI</au><au>ISHIKAWA, JUN</au><au>ONISHI, HIROYUKI</au><au>NAGASE, TOSHIAKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor apparatus</title><date>2006-05-21</date><risdate>2006</risdate><abstract>A kind of semiconductor device restrains the temperature rising of wiring pattern after main current passed and the rising of component cost. There are a copper pattern 33 formed on the insulated circuit substrate 32, a heat spreader 34 welded on copper pattern 33, and a semiconductor chip 35 installed on heat spreader 34 to make the distance a between the side 36a of outer electrode 36 and side 34a of heat spreader 34 in a shorter form to install outer electrode 36 and heat spreader 34. Thereby, it can restrain the temperature rising of copper pattern 33 between side 36a of outer electrode 36 and side 34a of heat spreader 34.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_TWI255542BB
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor apparatus
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T11%3A45%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AKAGAWA,%20KOICHI&rft.date=2006-05-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI255542BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true