Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnections and methods of making same
A method of forming an air gap or gaps within solid structures and specifically semiconductor structures to reduce capacitive coupling between electrical elements such as metal lines, wherein a sacrificial material is used to occupy a closed interior volume in a semiconductor structure is disclosed....
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | ALLEN, SUE ANN BIDSTRUP REED, HOLLIE ANNE BHUSARI, DHANANJAY M HENDERSON, CLIFFORD LEE KOHL, PAUL ALBERT |
description | A method of forming an air gap or gaps within solid structures and specifically semiconductor structures to reduce capacitive coupling between electrical elements such as metal lines, wherein a sacrificial material is used to occupy a closed interior volume in a semiconductor structure is disclosed. The sacrificial material is caused to decompose into one or more gaseous decomposition products which are removed, in one embodiment by diffusion, through an overcoat layer. The decomposition of the sacrificial material leaves an air gap or gaps at the closed interior volume previously occupied by the sacrificial material. The air gaps may be disposed between electrical leads to minimize capacitive coupling therebetween. Also disclosed are methods of forming multi-level air gaps and methods or forming over-coated conductive lines or leads wherein a portion of the overcoating is in contact with at least one air gap. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TWI226103BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TWI226103BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TWI226103BB3</originalsourceid><addsrcrecordid>eNqNzEEOgkAMBVA2Lox6h17ARCHxABiJ7klcktop2MjMkGkRjy8kHsDVX_z_3zr7VPhIQmgSA8QWlL1QDG4kiwkcv4VYYRJ7AkqCDgeFdm7G3hJCHycgHJDEMBCDBOM03wPTAipgcODZntHpont8SehA0fM2W7XYK-9-ucmgutTn656H2LDOJge2pr7f8vx0PBRlWfwx-QJ6N0as</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnections and methods of making same</title><source>esp@cenet</source><creator>ALLEN, SUE ANN BIDSTRUP ; REED, HOLLIE ANNE ; BHUSARI, DHANANJAY M ; HENDERSON, CLIFFORD LEE ; KOHL, PAUL ALBERT</creator><creatorcontrib>ALLEN, SUE ANN BIDSTRUP ; REED, HOLLIE ANNE ; BHUSARI, DHANANJAY M ; HENDERSON, CLIFFORD LEE ; KOHL, PAUL ALBERT</creatorcontrib><description>A method of forming an air gap or gaps within solid structures and specifically semiconductor structures to reduce capacitive coupling between electrical elements such as metal lines, wherein a sacrificial material is used to occupy a closed interior volume in a semiconductor structure is disclosed. The sacrificial material is caused to decompose into one or more gaseous decomposition products which are removed, in one embodiment by diffusion, through an overcoat layer. The decomposition of the sacrificial material leaves an air gap or gaps at the closed interior volume previously occupied by the sacrificial material. The air gaps may be disposed between electrical leads to minimize capacitive coupling therebetween. Also disclosed are methods of forming multi-level air gaps and methods or forming over-coated conductive lines or leads wherein a portion of the overcoating is in contact with at least one air gap.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050101&DB=EPODOC&CC=TW&NR=I226103B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20050101&DB=EPODOC&CC=TW&NR=I226103B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ALLEN, SUE ANN BIDSTRUP</creatorcontrib><creatorcontrib>REED, HOLLIE ANNE</creatorcontrib><creatorcontrib>BHUSARI, DHANANJAY M</creatorcontrib><creatorcontrib>HENDERSON, CLIFFORD LEE</creatorcontrib><creatorcontrib>KOHL, PAUL ALBERT</creatorcontrib><title>Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnections and methods of making same</title><description>A method of forming an air gap or gaps within solid structures and specifically semiconductor structures to reduce capacitive coupling between electrical elements such as metal lines, wherein a sacrificial material is used to occupy a closed interior volume in a semiconductor structure is disclosed. The sacrificial material is caused to decompose into one or more gaseous decomposition products which are removed, in one embodiment by diffusion, through an overcoat layer. The decomposition of the sacrificial material leaves an air gap or gaps at the closed interior volume previously occupied by the sacrificial material. The air gaps may be disposed between electrical leads to minimize capacitive coupling therebetween. Also disclosed are methods of forming multi-level air gaps and methods or forming over-coated conductive lines or leads wherein a portion of the overcoating is in contact with at least one air gap.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzEEOgkAMBVA2Lox6h17ARCHxABiJ7klcktop2MjMkGkRjy8kHsDVX_z_3zr7VPhIQmgSA8QWlL1QDG4kiwkcv4VYYRJ7AkqCDgeFdm7G3hJCHycgHJDEMBCDBOM03wPTAipgcODZntHpont8SehA0fM2W7XYK-9-ucmgutTn656H2LDOJge2pr7f8vx0PBRlWfwx-QJ6N0as</recordid><startdate>20050101</startdate><enddate>20050101</enddate><creator>ALLEN, SUE ANN BIDSTRUP</creator><creator>REED, HOLLIE ANNE</creator><creator>BHUSARI, DHANANJAY M</creator><creator>HENDERSON, CLIFFORD LEE</creator><creator>KOHL, PAUL ALBERT</creator><scope>EVB</scope></search><sort><creationdate>20050101</creationdate><title>Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnections and methods of making same</title><author>ALLEN, SUE ANN BIDSTRUP ; REED, HOLLIE ANNE ; BHUSARI, DHANANJAY M ; HENDERSON, CLIFFORD LEE ; KOHL, PAUL ALBERT</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TWI226103BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2005</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>ALLEN, SUE ANN BIDSTRUP</creatorcontrib><creatorcontrib>REED, HOLLIE ANNE</creatorcontrib><creatorcontrib>BHUSARI, DHANANJAY M</creatorcontrib><creatorcontrib>HENDERSON, CLIFFORD LEE</creatorcontrib><creatorcontrib>KOHL, PAUL ALBERT</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ALLEN, SUE ANN BIDSTRUP</au><au>REED, HOLLIE ANNE</au><au>BHUSARI, DHANANJAY M</au><au>HENDERSON, CLIFFORD LEE</au><au>KOHL, PAUL ALBERT</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnections and methods of making same</title><date>2005-01-01</date><risdate>2005</risdate><abstract>A method of forming an air gap or gaps within solid structures and specifically semiconductor structures to reduce capacitive coupling between electrical elements such as metal lines, wherein a sacrificial material is used to occupy a closed interior volume in a semiconductor structure is disclosed. The sacrificial material is caused to decompose into one or more gaseous decomposition products which are removed, in one embodiment by diffusion, through an overcoat layer. The decomposition of the sacrificial material leaves an air gap or gaps at the closed interior volume previously occupied by the sacrificial material. The air gaps may be disposed between electrical leads to minimize capacitive coupling therebetween. Also disclosed are methods of forming multi-level air gaps and methods or forming over-coated conductive lines or leads wherein a portion of the overcoating is in contact with at least one air gap.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_TWI226103BB |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Fabrication of semiconductor devices with air gaps for ultra low capacitance interconnections and methods of making same |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T06%3A53%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ALLEN,%20SUE%20ANN%20BIDSTRUP&rft.date=2005-01-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETWI226103BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |