Methods of forming nonvolatile memory devices using improved masking techniques

Methods of forming nonvolatile memory devices include the steps of forming a plurality of field oxide isolation regions on a semiconductor substrate. A thermal oxidation step may then be performed to define first gate insulating layers on active regions within the substrate. A blanket layer of polys...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: JEONG, JAE-IK
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator JEONG, JAE-IK
description Methods of forming nonvolatile memory devices include the steps of forming a plurality of field oxide isolation regions on a semiconductor substrate. A thermal oxidation step may then be performed to define first gate insulating layers on active regions within the substrate. A blanket layer of polysilicon is then deposited as a first electrically conductive layer. Next, a blanket layer of an electrically insulating layer, is deposited. A blanket photoresist layer is then deposited on the electrically insulating layer. Conventional photolithography steps may then be performed to convert the blanket photoresist layer into a photoresist pattern on a memory cell array portion of the substrate. A dry etching step is then performed to define a floating gate electrode having an ONO electrically insulating cap thereon, on the memory cell array portion of the substrate. A wet etching step is then performed to remove the first gate insulating layer from the peripheral circuit portion of the substrate. This wet etching step is performed using the same mask (i.e., photoresist pattern) that was used during the dry etching step. Because this etching step causes portions of the floating gate electrodes to be undercut, a thermal oxidation step is then performed to grow sidewall insulating spacers on the sidewalls and undercut portions of the floating gate electrodes. Based on this thermal oxidation step, the floating gate electrodes become encapsulated by electrically insulating material.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW421895BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW421895BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW421895BB3</originalsourceid><addsrcrecordid>eNrjZPD3TS3JyE8pVshPU0jLL8rNzEtXyMvPK8vPSSzJzElVyE3NzS-qVEhJLctMTi1WKC0GKcjMLSjKL0tNUchNLM4GCZSkJmfkZRaWphbzMLCmJeYUp_JCaW4GeTfXEGcP3dSC_PjU4oLE5NS81JL4kHATI0MLS1MnJ2PCKgDsQDdX</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods of forming nonvolatile memory devices using improved masking techniques</title><source>esp@cenet</source><creator>JEONG, JAE-IK</creator><creatorcontrib>JEONG, JAE-IK</creatorcontrib><description>Methods of forming nonvolatile memory devices include the steps of forming a plurality of field oxide isolation regions on a semiconductor substrate. A thermal oxidation step may then be performed to define first gate insulating layers on active regions within the substrate. A blanket layer of polysilicon is then deposited as a first electrically conductive layer. Next, a blanket layer of an electrically insulating layer, is deposited. A blanket photoresist layer is then deposited on the electrically insulating layer. Conventional photolithography steps may then be performed to convert the blanket photoresist layer into a photoresist pattern on a memory cell array portion of the substrate. A dry etching step is then performed to define a floating gate electrode having an ONO electrically insulating cap thereon, on the memory cell array portion of the substrate. A wet etching step is then performed to remove the first gate insulating layer from the peripheral circuit portion of the substrate. This wet etching step is performed using the same mask (i.e., photoresist pattern) that was used during the dry etching step. Because this etching step causes portions of the floating gate electrodes to be undercut, a thermal oxidation step is then performed to grow sidewall insulating spacers on the sidewalls and undercut portions of the floating gate electrodes. Based on this thermal oxidation step, the floating gate electrodes become encapsulated by electrically insulating material.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20010211&amp;DB=EPODOC&amp;CC=TW&amp;NR=421895B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20010211&amp;DB=EPODOC&amp;CC=TW&amp;NR=421895B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JEONG, JAE-IK</creatorcontrib><title>Methods of forming nonvolatile memory devices using improved masking techniques</title><description>Methods of forming nonvolatile memory devices include the steps of forming a plurality of field oxide isolation regions on a semiconductor substrate. A thermal oxidation step may then be performed to define first gate insulating layers on active regions within the substrate. A blanket layer of polysilicon is then deposited as a first electrically conductive layer. Next, a blanket layer of an electrically insulating layer, is deposited. A blanket photoresist layer is then deposited on the electrically insulating layer. Conventional photolithography steps may then be performed to convert the blanket photoresist layer into a photoresist pattern on a memory cell array portion of the substrate. A dry etching step is then performed to define a floating gate electrode having an ONO electrically insulating cap thereon, on the memory cell array portion of the substrate. A wet etching step is then performed to remove the first gate insulating layer from the peripheral circuit portion of the substrate. This wet etching step is performed using the same mask (i.e., photoresist pattern) that was used during the dry etching step. Because this etching step causes portions of the floating gate electrodes to be undercut, a thermal oxidation step is then performed to grow sidewall insulating spacers on the sidewalls and undercut portions of the floating gate electrodes. Based on this thermal oxidation step, the floating gate electrodes become encapsulated by electrically insulating material.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD3TS3JyE8pVshPU0jLL8rNzEtXyMvPK8vPSSzJzElVyE3NzS-qVEhJLctMTi1WKC0GKcjMLSjKL0tNUchNLM4GCZSkJmfkZRaWphbzMLCmJeYUp_JCaW4GeTfXEGcP3dSC_PjU4oLE5NS81JL4kHATI0MLS1MnJ2PCKgDsQDdX</recordid><startdate>20010211</startdate><enddate>20010211</enddate><creator>JEONG, JAE-IK</creator><scope>EVB</scope></search><sort><creationdate>20010211</creationdate><title>Methods of forming nonvolatile memory devices using improved masking techniques</title><author>JEONG, JAE-IK</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW421895BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2001</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>JEONG, JAE-IK</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JEONG, JAE-IK</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods of forming nonvolatile memory devices using improved masking techniques</title><date>2001-02-11</date><risdate>2001</risdate><abstract>Methods of forming nonvolatile memory devices include the steps of forming a plurality of field oxide isolation regions on a semiconductor substrate. A thermal oxidation step may then be performed to define first gate insulating layers on active regions within the substrate. A blanket layer of polysilicon is then deposited as a first electrically conductive layer. Next, a blanket layer of an electrically insulating layer, is deposited. A blanket photoresist layer is then deposited on the electrically insulating layer. Conventional photolithography steps may then be performed to convert the blanket photoresist layer into a photoresist pattern on a memory cell array portion of the substrate. A dry etching step is then performed to define a floating gate electrode having an ONO electrically insulating cap thereon, on the memory cell array portion of the substrate. A wet etching step is then performed to remove the first gate insulating layer from the peripheral circuit portion of the substrate. This wet etching step is performed using the same mask (i.e., photoresist pattern) that was used during the dry etching step. Because this etching step causes portions of the floating gate electrodes to be undercut, a thermal oxidation step is then performed to grow sidewall insulating spacers on the sidewalls and undercut portions of the floating gate electrodes. Based on this thermal oxidation step, the floating gate electrodes become encapsulated by electrically insulating material.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_TW421895BB
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Methods of forming nonvolatile memory devices using improved masking techniques
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T18%3A27%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JEONG,%20JAE-IK&rft.date=2001-02-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW421895BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true