Semiconductor integrated circuit device and its manufacturing method

The object of the present invention is to prevent the transverse etching of a silicide film of a connection part between a bit line and a polycrystalline silicon plug by preventing the unevenness of a polycrystalline silicon plug in a bit line connection hole. To achieve the object, a bit line BL, f...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YAMADA, SATORU, UMEZAWA, TADASHI, AOKI, HIDEO, OHIRA, YOSHIKAZU, NAKAMURA, YOSHITAKA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YAMADA, SATORU
UMEZAWA, TADASHI
AOKI, HIDEO
OHIRA, YOSHIKAZU
NAKAMURA, YOSHITAKA
description The object of the present invention is to prevent the transverse etching of a silicide film of a connection part between a bit line and a polycrystalline silicon plug by preventing the unevenness of a polycrystalline silicon plug in a bit line connection hole. To achieve the object, a bit line BL, formed simultaneously with a first layer wiring 18, is made of a laminated film of a Ti film 18a, a titanium nitride film 18b and a tungsten film 18c, and a titanium silicide film 20 containing N or O is formed in a connection part between the bit line BL and a plug 19. A titanium silicide film 20 containing N or O may be also formed in a connection part between the first layer wiring 18 and a semiconductor board 1. A tungsten silicide layer containing N or O, a cobalt silicide layer containing N or O or a cobalt silicide layer may be formed in place of the titanium silicide film 20.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW407369BB</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW407369BB</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW407369BB3</originalsourceid><addsrcrecordid>eNqFyr0KwkAMAOBbHER9BvMCglBRXOsP7hYcS0jSNuDlyl3O53dxd_qWbxmuT4lKybiSpwxqLmNGFwbSTFUdWD5KAmgM6gUiWh2QvGa1EaL4lHgdFgO-i2x-rsL2fusuj53MqZcyI4mJ993rsD81x3PbNv_HF0nZMvw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor integrated circuit device and its manufacturing method</title><source>esp@cenet</source><creator>YAMADA, SATORU ; UMEZAWA, TADASHI ; AOKI, HIDEO ; OHIRA, YOSHIKAZU ; NAKAMURA, YOSHITAKA</creator><creatorcontrib>YAMADA, SATORU ; UMEZAWA, TADASHI ; AOKI, HIDEO ; OHIRA, YOSHIKAZU ; NAKAMURA, YOSHITAKA</creatorcontrib><description>The object of the present invention is to prevent the transverse etching of a silicide film of a connection part between a bit line and a polycrystalline silicon plug by preventing the unevenness of a polycrystalline silicon plug in a bit line connection hole. To achieve the object, a bit line BL, formed simultaneously with a first layer wiring 18, is made of a laminated film of a Ti film 18a, a titanium nitride film 18b and a tungsten film 18c, and a titanium silicide film 20 containing N or O is formed in a connection part between the bit line BL and a plug 19. A titanium silicide film 20 containing N or O may be also formed in a connection part between the first layer wiring 18 and a semiconductor board 1. A tungsten silicide layer containing N or O, a cobalt silicide layer containing N or O or a cobalt silicide layer may be formed in place of the titanium silicide film 20.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20001001&amp;DB=EPODOC&amp;CC=TW&amp;NR=407369B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20001001&amp;DB=EPODOC&amp;CC=TW&amp;NR=407369B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YAMADA, SATORU</creatorcontrib><creatorcontrib>UMEZAWA, TADASHI</creatorcontrib><creatorcontrib>AOKI, HIDEO</creatorcontrib><creatorcontrib>OHIRA, YOSHIKAZU</creatorcontrib><creatorcontrib>NAKAMURA, YOSHITAKA</creatorcontrib><title>Semiconductor integrated circuit device and its manufacturing method</title><description>The object of the present invention is to prevent the transverse etching of a silicide film of a connection part between a bit line and a polycrystalline silicon plug by preventing the unevenness of a polycrystalline silicon plug in a bit line connection hole. To achieve the object, a bit line BL, formed simultaneously with a first layer wiring 18, is made of a laminated film of a Ti film 18a, a titanium nitride film 18b and a tungsten film 18c, and a titanium silicide film 20 containing N or O is formed in a connection part between the bit line BL and a plug 19. A titanium silicide film 20 containing N or O may be also formed in a connection part between the first layer wiring 18 and a semiconductor board 1. A tungsten silicide layer containing N or O, a cobalt silicide layer containing N or O or a cobalt silicide layer may be formed in place of the titanium silicide film 20.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFyr0KwkAMAOBbHER9BvMCglBRXOsP7hYcS0jSNuDlyl3O53dxd_qWbxmuT4lKybiSpwxqLmNGFwbSTFUdWD5KAmgM6gUiWh2QvGa1EaL4lHgdFgO-i2x-rsL2fusuj53MqZcyI4mJ993rsD81x3PbNv_HF0nZMvw</recordid><startdate>20001001</startdate><enddate>20001001</enddate><creator>YAMADA, SATORU</creator><creator>UMEZAWA, TADASHI</creator><creator>AOKI, HIDEO</creator><creator>OHIRA, YOSHIKAZU</creator><creator>NAKAMURA, YOSHITAKA</creator><scope>EVB</scope></search><sort><creationdate>20001001</creationdate><title>Semiconductor integrated circuit device and its manufacturing method</title><author>YAMADA, SATORU ; UMEZAWA, TADASHI ; AOKI, HIDEO ; OHIRA, YOSHIKAZU ; NAKAMURA, YOSHITAKA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW407369BB3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YAMADA, SATORU</creatorcontrib><creatorcontrib>UMEZAWA, TADASHI</creatorcontrib><creatorcontrib>AOKI, HIDEO</creatorcontrib><creatorcontrib>OHIRA, YOSHIKAZU</creatorcontrib><creatorcontrib>NAKAMURA, YOSHITAKA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YAMADA, SATORU</au><au>UMEZAWA, TADASHI</au><au>AOKI, HIDEO</au><au>OHIRA, YOSHIKAZU</au><au>NAKAMURA, YOSHITAKA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor integrated circuit device and its manufacturing method</title><date>2000-10-01</date><risdate>2000</risdate><abstract>The object of the present invention is to prevent the transverse etching of a silicide film of a connection part between a bit line and a polycrystalline silicon plug by preventing the unevenness of a polycrystalline silicon plug in a bit line connection hole. To achieve the object, a bit line BL, formed simultaneously with a first layer wiring 18, is made of a laminated film of a Ti film 18a, a titanium nitride film 18b and a tungsten film 18c, and a titanium silicide film 20 containing N or O is formed in a connection part between the bit line BL and a plug 19. A titanium silicide film 20 containing N or O may be also formed in a connection part between the first layer wiring 18 and a semiconductor board 1. A tungsten silicide layer containing N or O, a cobalt silicide layer containing N or O or a cobalt silicide layer may be formed in place of the titanium silicide film 20.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_TW407369BB
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor integrated circuit device and its manufacturing method
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T00%3A51%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YAMADA,%20SATORU&rft.date=2000-10-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW407369BB%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true