Package carrier and manufacturing method thereof and chip package structure

Package carrier and manufacturing method thereof and chip package structure

A package carrier includes a signal board, a power board and a connection layer. The signal board includes a plurality of first circuits. The power board includes a plurality of second circuits. A line width of each of the first circuit is smaller than a line width of each of the second circuit, and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: HO, CHUNG-WEN
Format: Patent
Sprache:chi ; eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HO, CHUNG-WEN
description A package carrier includes a signal board, a power board and a connection layer. The signal board includes a plurality of first circuits. The power board includes a plurality of second circuits. A line width of each of the first circuit is smaller than a line width of each of the second circuit, and a first thickness of the signal board is smaller than a second thickness of the power board. The connection layer is disposed between the signal board and the power board, wherein the power board is electrically connected to the signal board through the connection layer.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202431580A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202431580A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202431580A3</originalsourceid><addsrcrecordid>eNrjZPAOSEzOTkxPVUhOLCrKTC1SSMxLUchNzCtNS0wuKS3KzEtXyE0tychPUSjJSC1KzU8DK0jOyCxQKIDqLC4pKgWpTeVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFQPWpeakl8SHhRgZGJsaGphYGjsbEqAEAagk1tQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Package carrier and manufacturing method thereof and chip package structure</title><source>esp@cenet</source><creator>HO, CHUNG-WEN</creator><creatorcontrib>HO, CHUNG-WEN</creatorcontrib><description>A package carrier includes a signal board, a power board and a connection layer. The signal board includes a plurality of first circuits. The power board includes a plurality of second circuits. A line width of each of the first circuit is smaller than a line width of each of the second circuit, and a first thickness of the signal board is smaller than a second thickness of the power board. The connection layer is disposed between the signal board and the power board, wherein the power board is electrically connected to the signal board through the connection layer.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240801&amp;DB=EPODOC&amp;CC=TW&amp;NR=202431580A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240801&amp;DB=EPODOC&amp;CC=TW&amp;NR=202431580A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HO, CHUNG-WEN</creatorcontrib><title>Package carrier and manufacturing method thereof and chip package structure</title><description>A package carrier includes a signal board, a power board and a connection layer. The signal board includes a plurality of first circuits. The power board includes a plurality of second circuits. A line width of each of the first circuit is smaller than a line width of each of the second circuit, and a first thickness of the signal board is smaller than a second thickness of the power board. The connection layer is disposed between the signal board and the power board, wherein the power board is electrically connected to the signal board through the connection layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAOSEzOTkxPVUhOLCrKTC1SSMxLUchNzCtNS0wuKS3KzEtXyE0tychPUSjJSC1KzU8DK0jOyCxQKIDqLC4pKgWpTeVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFQPWpeakl8SHhRgZGJsaGphYGjsbEqAEAagk1tQ</recordid><startdate>20240801</startdate><enddate>20240801</enddate><creator>HO, CHUNG-WEN</creator><scope>EVB</scope></search><sort><creationdate>20240801</creationdate><title>Package carrier and manufacturing method thereof and chip package structure</title><author>HO, CHUNG-WEN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202431580A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HO, CHUNG-WEN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HO, CHUNG-WEN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Package carrier and manufacturing method thereof and chip package structure</title><date>2024-08-01</date><risdate>2024</risdate><abstract>A package carrier includes a signal board, a power board and a connection layer. The signal board includes a plurality of first circuits. The power board includes a plurality of second circuits. A line width of each of the first circuit is smaller than a line width of each of the second circuit, and a first thickness of the signal board is smaller than a second thickness of the power board. The connection layer is disposed between the signal board and the power board, wherein the power board is electrically connected to the signal board through the connection layer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW202431580A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Package carrier and manufacturing method thereof and chip package structure
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T11%3A59%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HO,%20CHUNG-WEN&rft.date=2024-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202431580A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true