Inhibited oxide deposition for refilling shallow trench isolation

Examples are disclosed relate to using an inhibitor with a silicon oxide ALD deposition process to refill recesses in STI regions. One example provides a method of processing a substrate. The method comprises depositing an inhibitor on the substrate, wherein a concentration of the inhibitor on a gat...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BAKER, JONATHAN GRANT, AGARWAL, PULKIT, PARK, DAE-JIN, PETRAGLIA, JENNIFER LEIGH, AGNEW, DOUGLAS WALTER, FELLIS, AARON
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BAKER, JONATHAN GRANT
AGARWAL, PULKIT
PARK, DAE-JIN
PETRAGLIA, JENNIFER LEIGH
AGNEW, DOUGLAS WALTER
FELLIS, AARON
description Examples are disclosed relate to using an inhibitor with a silicon oxide ALD deposition process to refill recesses in STI regions. One example provides a method of processing a substrate. The method comprises depositing an inhibitor on the substrate, wherein a concentration of the inhibitor on a gate structure of the substrate is greater relative to the concentration of the inhibitor on a recessed shallow trench isolation (STI) region of the substrate. The method further comprises depositing a layer of silicon oxide on the substrate, the inhibitor inhibiting growth of the layer of silicon oxide such that the layer of silicon oxide is thicker on the recessed STI region and thinner on the gate structure.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202431537A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202431537A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202431537A3</originalsourceid><addsrcrecordid>eNrjZHD0zMvITMosSU1RyK_ITElVSEktyC_OLMnMz1NIyy9SKEpNy8zJycxLVyjOSMzJyS9XKClKzUvOUMgszs9JBCnjYWBNS8wpTuWF0twMim6uIc4eukCD4lOLCxKTU_NSS-JDwo0MjEyMDU2NzR2NiVEDAEuqMmw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Inhibited oxide deposition for refilling shallow trench isolation</title><source>esp@cenet</source><creator>BAKER, JONATHAN GRANT ; AGARWAL, PULKIT ; PARK, DAE-JIN ; PETRAGLIA, JENNIFER LEIGH ; AGNEW, DOUGLAS WALTER ; FELLIS, AARON</creator><creatorcontrib>BAKER, JONATHAN GRANT ; AGARWAL, PULKIT ; PARK, DAE-JIN ; PETRAGLIA, JENNIFER LEIGH ; AGNEW, DOUGLAS WALTER ; FELLIS, AARON</creatorcontrib><description>Examples are disclosed relate to using an inhibitor with a silicon oxide ALD deposition process to refill recesses in STI regions. One example provides a method of processing a substrate. The method comprises depositing an inhibitor on the substrate, wherein a concentration of the inhibitor on a gate structure of the substrate is greater relative to the concentration of the inhibitor on a recessed shallow trench isolation (STI) region of the substrate. The method further comprises depositing a layer of silicon oxide on the substrate, the inhibitor inhibiting growth of the layer of silicon oxide such that the layer of silicon oxide is thicker on the recessed STI region and thinner on the gate structure.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240801&amp;DB=EPODOC&amp;CC=TW&amp;NR=202431537A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240801&amp;DB=EPODOC&amp;CC=TW&amp;NR=202431537A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BAKER, JONATHAN GRANT</creatorcontrib><creatorcontrib>AGARWAL, PULKIT</creatorcontrib><creatorcontrib>PARK, DAE-JIN</creatorcontrib><creatorcontrib>PETRAGLIA, JENNIFER LEIGH</creatorcontrib><creatorcontrib>AGNEW, DOUGLAS WALTER</creatorcontrib><creatorcontrib>FELLIS, AARON</creatorcontrib><title>Inhibited oxide deposition for refilling shallow trench isolation</title><description>Examples are disclosed relate to using an inhibitor with a silicon oxide ALD deposition process to refill recesses in STI regions. One example provides a method of processing a substrate. The method comprises depositing an inhibitor on the substrate, wherein a concentration of the inhibitor on a gate structure of the substrate is greater relative to the concentration of the inhibitor on a recessed shallow trench isolation (STI) region of the substrate. The method further comprises depositing a layer of silicon oxide on the substrate, the inhibitor inhibiting growth of the layer of silicon oxide such that the layer of silicon oxide is thicker on the recessed STI region and thinner on the gate structure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD0zMvITMosSU1RyK_ITElVSEktyC_OLMnMz1NIyy9SKEpNy8zJycxLVyjOSMzJyS9XKClKzUvOUMgszs9JBCnjYWBNS8wpTuWF0twMim6uIc4eukCD4lOLCxKTU_NSS-JDwo0MjEyMDU2NzR2NiVEDAEuqMmw</recordid><startdate>20240801</startdate><enddate>20240801</enddate><creator>BAKER, JONATHAN GRANT</creator><creator>AGARWAL, PULKIT</creator><creator>PARK, DAE-JIN</creator><creator>PETRAGLIA, JENNIFER LEIGH</creator><creator>AGNEW, DOUGLAS WALTER</creator><creator>FELLIS, AARON</creator><scope>EVB</scope></search><sort><creationdate>20240801</creationdate><title>Inhibited oxide deposition for refilling shallow trench isolation</title><author>BAKER, JONATHAN GRANT ; AGARWAL, PULKIT ; PARK, DAE-JIN ; PETRAGLIA, JENNIFER LEIGH ; AGNEW, DOUGLAS WALTER ; FELLIS, AARON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202431537A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>BAKER, JONATHAN GRANT</creatorcontrib><creatorcontrib>AGARWAL, PULKIT</creatorcontrib><creatorcontrib>PARK, DAE-JIN</creatorcontrib><creatorcontrib>PETRAGLIA, JENNIFER LEIGH</creatorcontrib><creatorcontrib>AGNEW, DOUGLAS WALTER</creatorcontrib><creatorcontrib>FELLIS, AARON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BAKER, JONATHAN GRANT</au><au>AGARWAL, PULKIT</au><au>PARK, DAE-JIN</au><au>PETRAGLIA, JENNIFER LEIGH</au><au>AGNEW, DOUGLAS WALTER</au><au>FELLIS, AARON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Inhibited oxide deposition for refilling shallow trench isolation</title><date>2024-08-01</date><risdate>2024</risdate><abstract>Examples are disclosed relate to using an inhibitor with a silicon oxide ALD deposition process to refill recesses in STI regions. One example provides a method of processing a substrate. The method comprises depositing an inhibitor on the substrate, wherein a concentration of the inhibitor on a gate structure of the substrate is greater relative to the concentration of the inhibitor on a recessed shallow trench isolation (STI) region of the substrate. The method further comprises depositing a layer of silicon oxide on the substrate, the inhibitor inhibiting growth of the layer of silicon oxide such that the layer of silicon oxide is thicker on the recessed STI region and thinner on the gate structure.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW202431537A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Inhibited oxide deposition for refilling shallow trench isolation
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T08%3A23%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BAKER,%20JONATHAN%20GRANT&rft.date=2024-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202431537A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true