Asynchronous SAR logic

A circuit for detecting metastability in an asynchronous successive approximation register analogue to digital converter; wherein a two-output comparator is arranged to receive first and second input signals, compare the first input signal with the second input signal, and drive one of the first and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HJORTLAND, HAKON ANDRE, MICHAELSEN, JORGEN ANDREAS
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HJORTLAND, HAKON ANDRE
MICHAELSEN, JORGEN ANDREAS
description A circuit for detecting metastability in an asynchronous successive approximation register analogue to digital converter; wherein a two-output comparator is arranged to receive first and second input signals, compare the first input signal with the second input signal, and drive one of the first and second comparison signals to a set state based on the comparison. A first output terminal is in a set state when the first comparison signal is in a set state. A second output terminal is in a set state when the second comparison signal is in a set state. If a predetermined duration passes after the start of the comparison by the two-output comparator and if the first comparison signal and the second comparison signal are both in the reset state, control logic outputs a set state at both the first output terminal and the second output terminal. This allows metastability of a comparator can be detected in an asynchronous SAR ADC. The control logic can effectively time out the comparison if it reaches the predetermi
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202420742A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202420742A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202420742A3</originalsourceid><addsrcrecordid>eNrjZBBzLK7MS84oys_LLy1WCHYMUsjJT89M5mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8SHhRgZGJkYG5iZGjsbEqAEAjVAhXw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Asynchronous SAR logic</title><source>esp@cenet</source><creator>HJORTLAND, HAKON ANDRE ; MICHAELSEN, JORGEN ANDREAS</creator><creatorcontrib>HJORTLAND, HAKON ANDRE ; MICHAELSEN, JORGEN ANDREAS</creatorcontrib><description>A circuit for detecting metastability in an asynchronous successive approximation register analogue to digital converter; wherein a two-output comparator is arranged to receive first and second input signals, compare the first input signal with the second input signal, and drive one of the first and second comparison signals to a set state based on the comparison. A first output terminal is in a set state when the first comparison signal is in a set state. A second output terminal is in a set state when the second comparison signal is in a set state. If a predetermined duration passes after the start of the comparison by the two-output comparator and if the first comparison signal and the second comparison signal are both in the reset state, control logic outputs a set state at both the first output terminal and the second output terminal. This allows metastability of a comparator can be detected in an asynchronous SAR ADC. The control logic can effectively time out the comparison if it reaches the predetermi</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240516&amp;DB=EPODOC&amp;CC=TW&amp;NR=202420742A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240516&amp;DB=EPODOC&amp;CC=TW&amp;NR=202420742A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HJORTLAND, HAKON ANDRE</creatorcontrib><creatorcontrib>MICHAELSEN, JORGEN ANDREAS</creatorcontrib><title>Asynchronous SAR logic</title><description>A circuit for detecting metastability in an asynchronous successive approximation register analogue to digital converter; wherein a two-output comparator is arranged to receive first and second input signals, compare the first input signal with the second input signal, and drive one of the first and second comparison signals to a set state based on the comparison. A first output terminal is in a set state when the first comparison signal is in a set state. A second output terminal is in a set state when the second comparison signal is in a set state. If a predetermined duration passes after the start of the comparison by the two-output comparator and if the first comparison signal and the second comparison signal are both in the reset state, control logic outputs a set state at both the first output terminal and the second output terminal. This allows metastability of a comparator can be detected in an asynchronous SAR ADC. The control logic can effectively time out the comparison if it reaches the predetermi</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBBzLK7MS84oys_LLy1WCHYMUsjJT89M5mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8SHhRgZGJkYG5iZGjsbEqAEAjVAhXw</recordid><startdate>20240516</startdate><enddate>20240516</enddate><creator>HJORTLAND, HAKON ANDRE</creator><creator>MICHAELSEN, JORGEN ANDREAS</creator><scope>EVB</scope></search><sort><creationdate>20240516</creationdate><title>Asynchronous SAR logic</title><author>HJORTLAND, HAKON ANDRE ; MICHAELSEN, JORGEN ANDREAS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202420742A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>HJORTLAND, HAKON ANDRE</creatorcontrib><creatorcontrib>MICHAELSEN, JORGEN ANDREAS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HJORTLAND, HAKON ANDRE</au><au>MICHAELSEN, JORGEN ANDREAS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Asynchronous SAR logic</title><date>2024-05-16</date><risdate>2024</risdate><abstract>A circuit for detecting metastability in an asynchronous successive approximation register analogue to digital converter; wherein a two-output comparator is arranged to receive first and second input signals, compare the first input signal with the second input signal, and drive one of the first and second comparison signals to a set state based on the comparison. A first output terminal is in a set state when the first comparison signal is in a set state. A second output terminal is in a set state when the second comparison signal is in a set state. If a predetermined duration passes after the start of the comparison by the two-output comparator and if the first comparison signal and the second comparison signal are both in the reset state, control logic outputs a set state at both the first output terminal and the second output terminal. This allows metastability of a comparator can be detected in an asynchronous SAR ADC. The control logic can effectively time out the comparison if it reaches the predetermi</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW202420742A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CODE CONVERSION IN GENERAL
CODING
DECODING
ELECTRICITY
title Asynchronous SAR logic
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T18%3A46%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HJORTLAND,%20HAKON%20ANDRE&rft.date=2024-05-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202420742A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true