Semiconductor device and method of forming underfill dam for chip-to-wafer device

A semiconductor device has a semiconductor die with a sensitive area. A dam wall is formed over the semiconductor die proximate to the sensitive area. In one embodiment, the dam wall has a vertical segment and side wings. The dam wall can have a plurality of rounded segments integrated with a plural...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM, YOUNGOL, KIM, KYUNG-OE, KIM, WOO-SOON, CHOI, JOON-YOUNG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM, YOUNGOL
KIM, KYUNG-OE
KIM, WOO-SOON
CHOI, JOON-YOUNG
description A semiconductor device has a semiconductor die with a sensitive area. A dam wall is formed over the semiconductor die proximate to the sensitive area. In one embodiment, the dam wall has a vertical segment and side wings. The dam wall can have a plurality of rounded segments integrated with a plurality of vertical segments as a unitary body. Alternatively, the dam wall has a plurality of separate vertical segments arranged in two or more overlapping rows. A plurality of conductive posts is formed over the semiconductor die. An electrical component is disposed over the semiconductor die. The semiconductor die and electrical component are disposed over a substrate. An insulating layer is formed over the substrate outside the dam wall. An underfill material is deposited between the semiconductor die and substrate. The dam wall and insulating layer inhibit the underfill material from contacting any portion of the sensitive area.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202406039A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202406039A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202406039A3</originalsourceid><addsrcrecordid>eNqNi0EKwjAQAHPxIOof1gcEQiuCxyKKV7HgsSzZjQ0k2ZCm-n0R9O5pYJhZquuNo7eSaLZVChA_vWXARBC5jkIgDpyU6NMD5kRcnA8BCOPHgh191lX0Cx3_5rVaOAwTb75cqe351B8vmrMMPGW0nLgO_b0xzc7sTXvo2n-aN8X_N44</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor device and method of forming underfill dam for chip-to-wafer device</title><source>esp@cenet</source><creator>KIM, YOUNGOL ; KIM, KYUNG-OE ; KIM, WOO-SOON ; CHOI, JOON-YOUNG</creator><creatorcontrib>KIM, YOUNGOL ; KIM, KYUNG-OE ; KIM, WOO-SOON ; CHOI, JOON-YOUNG</creatorcontrib><description>A semiconductor device has a semiconductor die with a sensitive area. A dam wall is formed over the semiconductor die proximate to the sensitive area. In one embodiment, the dam wall has a vertical segment and side wings. The dam wall can have a plurality of rounded segments integrated with a plurality of vertical segments as a unitary body. Alternatively, the dam wall has a plurality of separate vertical segments arranged in two or more overlapping rows. A plurality of conductive posts is formed over the semiconductor die. An electrical component is disposed over the semiconductor die. The semiconductor die and electrical component are disposed over a substrate. An insulating layer is formed over the substrate outside the dam wall. An underfill material is deposited between the semiconductor die and substrate. The dam wall and insulating layer inhibit the underfill material from contacting any portion of the sensitive area.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240201&amp;DB=EPODOC&amp;CC=TW&amp;NR=202406039A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240201&amp;DB=EPODOC&amp;CC=TW&amp;NR=202406039A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM, YOUNGOL</creatorcontrib><creatorcontrib>KIM, KYUNG-OE</creatorcontrib><creatorcontrib>KIM, WOO-SOON</creatorcontrib><creatorcontrib>CHOI, JOON-YOUNG</creatorcontrib><title>Semiconductor device and method of forming underfill dam for chip-to-wafer device</title><description>A semiconductor device has a semiconductor die with a sensitive area. A dam wall is formed over the semiconductor die proximate to the sensitive area. In one embodiment, the dam wall has a vertical segment and side wings. The dam wall can have a plurality of rounded segments integrated with a plurality of vertical segments as a unitary body. Alternatively, the dam wall has a plurality of separate vertical segments arranged in two or more overlapping rows. A plurality of conductive posts is formed over the semiconductor die. An electrical component is disposed over the semiconductor die. The semiconductor die and electrical component are disposed over a substrate. An insulating layer is formed over the substrate outside the dam wall. An underfill material is deposited between the semiconductor die and substrate. The dam wall and insulating layer inhibit the underfill material from contacting any portion of the sensitive area.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi0EKwjAQAHPxIOof1gcEQiuCxyKKV7HgsSzZjQ0k2ZCm-n0R9O5pYJhZquuNo7eSaLZVChA_vWXARBC5jkIgDpyU6NMD5kRcnA8BCOPHgh191lX0Cx3_5rVaOAwTb75cqe351B8vmrMMPGW0nLgO_b0xzc7sTXvo2n-aN8X_N44</recordid><startdate>20240201</startdate><enddate>20240201</enddate><creator>KIM, YOUNGOL</creator><creator>KIM, KYUNG-OE</creator><creator>KIM, WOO-SOON</creator><creator>CHOI, JOON-YOUNG</creator><scope>EVB</scope></search><sort><creationdate>20240201</creationdate><title>Semiconductor device and method of forming underfill dam for chip-to-wafer device</title><author>KIM, YOUNGOL ; KIM, KYUNG-OE ; KIM, WOO-SOON ; CHOI, JOON-YOUNG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202406039A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM, YOUNGOL</creatorcontrib><creatorcontrib>KIM, KYUNG-OE</creatorcontrib><creatorcontrib>KIM, WOO-SOON</creatorcontrib><creatorcontrib>CHOI, JOON-YOUNG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM, YOUNGOL</au><au>KIM, KYUNG-OE</au><au>KIM, WOO-SOON</au><au>CHOI, JOON-YOUNG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor device and method of forming underfill dam for chip-to-wafer device</title><date>2024-02-01</date><risdate>2024</risdate><abstract>A semiconductor device has a semiconductor die with a sensitive area. A dam wall is formed over the semiconductor die proximate to the sensitive area. In one embodiment, the dam wall has a vertical segment and side wings. The dam wall can have a plurality of rounded segments integrated with a plurality of vertical segments as a unitary body. Alternatively, the dam wall has a plurality of separate vertical segments arranged in two or more overlapping rows. A plurality of conductive posts is formed over the semiconductor die. An electrical component is disposed over the semiconductor die. The semiconductor die and electrical component are disposed over a substrate. An insulating layer is formed over the substrate outside the dam wall. An underfill material is deposited between the semiconductor die and substrate. The dam wall and insulating layer inhibit the underfill material from contacting any portion of the sensitive area.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW202406039A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor device and method of forming underfill dam for chip-to-wafer device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T23%3A38%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM,%20YOUNGOL&rft.date=2024-02-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202406039A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true