Leveler and electroplating composition for filling via hole
The present invention relates to a leveler capable of efficiently filling the inside of via holes formed during the manufacturing process of a printed circuit board, and an electroplating composition comprising the same. When via holes on a substrate are filled with the electroplating composition ac...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KO, NAK-EUN KIM, DEA-GEUN CHUN, SUNG-WOOK CHUNG, BO-MOOK |
| description | The present invention relates to a leveler capable of efficiently filling the inside of via holes formed during the manufacturing process of a printed circuit board, and an electroplating composition comprising the same. When via holes on a substrate are filled with the electroplating composition according to the present invention, the via holes can be filled in a relatively short time while minimizing the formation of dimples or voids. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202405054A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202405054A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202405054A3</originalsourceid><addsrcrecordid>eNrjZLD2SS1LzUktUkjMS1EAMpJLivILchJLMvPSFZLzcwvyizNLMvPzFNLyixTSMnNyQOJlmYkKGfk5qTwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrW4IDE5NS-1JD4k3MjAyMTA1MDUxNGYGDUA1SAvyQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Leveler and electroplating composition for filling via hole</title><source>esp@cenet</source><creator>KO, NAK-EUN ; KIM, DEA-GEUN ; CHUN, SUNG-WOOK ; CHUNG, BO-MOOK</creator><creatorcontrib>KO, NAK-EUN ; KIM, DEA-GEUN ; CHUN, SUNG-WOOK ; CHUNG, BO-MOOK</creatorcontrib><description>The present invention relates to a leveler capable of efficiently filling the inside of via holes formed during the manufacturing process of a printed circuit board, and an electroplating composition comprising the same. When via holes on a substrate are filled with the electroplating composition according to the present invention, the via holes can be filled in a relatively short time while minimizing the formation of dimples or voids.</description><language>chi ; eng</language><subject>APPARATUS THEREFOR ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; CHEMISTRY ; COMPOSITIONS BASED THEREON ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; ELECTROFORMING ; ELECTROLYTIC OR ELECTROPHORETIC PROCESSES ; MACROMOLECULAR COMPOUNDS OBTAINED OTHERWISE THAN BY REACTIONSONLY INVOLVING UNSATURATED CARBON-TO-CARBON BONDS ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; METALLURGY ; ORGANIC MACROMOLECULAR COMPOUNDS ; PRINTED CIRCUITS ; PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS ; THEIR PREPARATION OR CHEMICAL WORKING-UP</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240201&DB=EPODOC&CC=TW&NR=202405054A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240201&DB=EPODOC&CC=TW&NR=202405054A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KO, NAK-EUN</creatorcontrib><creatorcontrib>KIM, DEA-GEUN</creatorcontrib><creatorcontrib>CHUN, SUNG-WOOK</creatorcontrib><creatorcontrib>CHUNG, BO-MOOK</creatorcontrib><title>Leveler and electroplating composition for filling via hole</title><description>The present invention relates to a leveler capable of efficiently filling the inside of via holes formed during the manufacturing process of a printed circuit board, and an electroplating composition comprising the same. When via holes on a substrate are filled with the electroplating composition according to the present invention, the via holes can be filled in a relatively short time while minimizing the formation of dimples or voids.</description><subject>APPARATUS THEREFOR</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>CHEMISTRY</subject><subject>COMPOSITIONS BASED THEREON</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>ELECTROFORMING</subject><subject>ELECTROLYTIC OR ELECTROPHORETIC PROCESSES</subject><subject>MACROMOLECULAR COMPOUNDS OBTAINED OTHERWISE THAN BY REACTIONSONLY INVOLVING UNSATURATED CARBON-TO-CARBON BONDS</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>METALLURGY</subject><subject>ORGANIC MACROMOLECULAR COMPOUNDS</subject><subject>PRINTED CIRCUITS</subject><subject>PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS</subject><subject>THEIR PREPARATION OR CHEMICAL WORKING-UP</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD2SS1LzUktUkjMS1EAMpJLivILchJLMvPSFZLzcwvyizNLMvPzFNLyixTSMnNyQOJlmYkKGfk5qTwMrGmJOcWpvFCam0HRzTXE2UM3tSA_PrW4IDE5NS-1JD4k3MjAyMTA1MDUxNGYGDUA1SAvyQ</recordid><startdate>20240201</startdate><enddate>20240201</enddate><creator>KO, NAK-EUN</creator><creator>KIM, DEA-GEUN</creator><creator>CHUN, SUNG-WOOK</creator><creator>CHUNG, BO-MOOK</creator><scope>EVB</scope></search><sort><creationdate>20240201</creationdate><title>Leveler and electroplating composition for filling via hole</title><author>KO, NAK-EUN ; KIM, DEA-GEUN ; CHUN, SUNG-WOOK ; CHUNG, BO-MOOK</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202405054A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2024</creationdate><topic>APPARATUS THEREFOR</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>CHEMISTRY</topic><topic>COMPOSITIONS BASED THEREON</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>ELECTROFORMING</topic><topic>ELECTROLYTIC OR ELECTROPHORETIC PROCESSES</topic><topic>MACROMOLECULAR COMPOUNDS OBTAINED OTHERWISE THAN BY REACTIONSONLY INVOLVING UNSATURATED CARBON-TO-CARBON BONDS</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>METALLURGY</topic><topic>ORGANIC MACROMOLECULAR COMPOUNDS</topic><topic>PRINTED CIRCUITS</topic><topic>PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS</topic><topic>THEIR PREPARATION OR CHEMICAL WORKING-UP</topic><toplevel>online_resources</toplevel><creatorcontrib>KO, NAK-EUN</creatorcontrib><creatorcontrib>KIM, DEA-GEUN</creatorcontrib><creatorcontrib>CHUN, SUNG-WOOK</creatorcontrib><creatorcontrib>CHUNG, BO-MOOK</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KO, NAK-EUN</au><au>KIM, DEA-GEUN</au><au>CHUN, SUNG-WOOK</au><au>CHUNG, BO-MOOK</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Leveler and electroplating composition for filling via hole</title><date>2024-02-01</date><risdate>2024</risdate><abstract>The present invention relates to a leveler capable of efficiently filling the inside of via holes formed during the manufacturing process of a printed circuit board, and an electroplating composition comprising the same. When via holes on a substrate are filled with the electroplating composition according to the present invention, the via holes can be filled in a relatively short time while minimizing the formation of dimples or voids.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TW202405054A |
| source | esp@cenet |
| subjects | APPARATUS THEREFOR CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS CHEMISTRY COMPOSITIONS BASED THEREON ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY ELECTROFORMING ELECTROLYTIC OR ELECTROPHORETIC PROCESSES MACROMOLECULAR COMPOUNDS OBTAINED OTHERWISE THAN BY REACTIONSONLY INVOLVING UNSATURATED CARBON-TO-CARBON BONDS MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS METALLURGY ORGANIC MACROMOLECULAR COMPOUNDS PRINTED CIRCUITS PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTIONOF COATINGS THEIR PREPARATION OR CHEMICAL WORKING-UP |
| title | Leveler and electroplating composition for filling via hole |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T20%3A44%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KO,%20NAK-EUN&rft.date=2024-02-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202405054A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |