Control circuit and method for detecting glitch signal of bus

Control circuit and method for detecting glitch signal of bus

A control circuit and method for detecting glitch signal of a bus, including: input ends, receiving data signal and clock signal of the bus; a counter, counting to calculate a time or number of low-level period of the clock signal; a comparator, comparing the time and a threshold to generate a compa...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHIU, TAIN, TU, CHIEH-SHENG
Format: Patent
Sprache:chi ; eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHIU, TAIN
TU, CHIEH-SHENG
description A control circuit and method for detecting glitch signal of a bus, including: input ends, receiving data signal and clock signal of the bus; a counter, counting to calculate a time or number of low-level period of the clock signal; a comparator, comparing the time and a threshold to generate a comparison result; an error detector, generating an error flag when the comparison result indicating that there is level change in the low-level period of the clock signal.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202343266A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202343266A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202343266A3</originalsourceid><addsrcrecordid>eNrjZLB1zs8rKcrPUUjOLEouzSxRSMxLUchNLcnIT1FIyy9SSEktSU0uycxLV0jPySxJzlAozkzPS8xRyE9TSCot5mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8SHhRgZGxibGRmZmjsbEqAEAChIwDg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Control circuit and method for detecting glitch signal of bus</title><source>esp@cenet</source><creator>CHIU, TAIN ; TU, CHIEH-SHENG</creator><creatorcontrib>CHIU, TAIN ; TU, CHIEH-SHENG</creatorcontrib><description>A control circuit and method for detecting glitch signal of a bus, including: input ends, receiving data signal and clock signal of the bus; a counter, counting to calculate a time or number of low-level period of the clock signal; a comparator, comparing the time and a threshold to generate a comparison result; an error detector, generating an error flag when the comparison result indicating that there is level change in the low-level period of the clock signal.</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231101&amp;DB=EPODOC&amp;CC=TW&amp;NR=202343266A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231101&amp;DB=EPODOC&amp;CC=TW&amp;NR=202343266A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHIU, TAIN</creatorcontrib><creatorcontrib>TU, CHIEH-SHENG</creatorcontrib><title>Control circuit and method for detecting glitch signal of bus</title><description>A control circuit and method for detecting glitch signal of a bus, including: input ends, receiving data signal and clock signal of the bus; a counter, counting to calculate a time or number of low-level period of the clock signal; a comparator, comparing the time and a threshold to generate a comparison result; an error detector, generating an error flag when the comparison result indicating that there is level change in the low-level period of the clock signal.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB1zs8rKcrPUUjOLEouzSxRSMxLUchNLcnIT1FIyy9SSEktSU0uycxLV0jPySxJzlAozkzPS8xRyE9TSCot5mFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8SHhRgZGxibGRmZmjsbEqAEAChIwDg</recordid><startdate>20231101</startdate><enddate>20231101</enddate><creator>CHIU, TAIN</creator><creator>TU, CHIEH-SHENG</creator><scope>EVB</scope></search><sort><creationdate>20231101</creationdate><title>Control circuit and method for detecting glitch signal of bus</title><author>CHIU, TAIN ; TU, CHIEH-SHENG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202343266A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CHIU, TAIN</creatorcontrib><creatorcontrib>TU, CHIEH-SHENG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHIU, TAIN</au><au>TU, CHIEH-SHENG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Control circuit and method for detecting glitch signal of bus</title><date>2023-11-01</date><risdate>2023</risdate><abstract>A control circuit and method for detecting glitch signal of a bus, including: input ends, receiving data signal and clock signal of the bus; a counter, counting to calculate a time or number of low-level period of the clock signal; a comparator, comparing the time and a threshold to generate a comparison result; an error detector, generating an error flag when the comparison result indicating that there is level change in the low-level period of the clock signal.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW202343266A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Control circuit and method for detecting glitch signal of bus
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T07%3A45%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHIU,%20TAIN&rft.date=2023-11-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202343266A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true