Self-bias signal generating circuit using differential signal and receiver including the same
A self-bias signal generating circuit includes a differential amplifier circuit including a current source transistor. The differential amplifier circuit is configured to amplify at least a pair of differential input signals to generate at least a pair of differential output signals, and the differe...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | CHAE, HYUN-SU KIM, SANG-HO LIM, JI-HOON JIN, JA-HOON JU, SO-DAM MIN, KYUNG-HWAN LEE, SOO-MIN |
| description | A self-bias signal generating circuit includes a differential amplifier circuit including a current source transistor. The differential amplifier circuit is configured to amplify at least a pair of differential input signals to generate at least a pair of differential output signals, and the differential amplifier circuit is configured to generate an output common-mode signal based on the at least a pair of differential output signals. The self-bias signal generating circuit includes a feedback loop circuit configured to adjust a voltage level of the output common-mode signal to generate a self-bias signal, and the feedback loop circuit is configured to provide the self-bias signal to the differential amplifier circuit. The self-bias signal is applied to a gate terminal of the current source transistor. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202332214A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202332214A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202332214A3</originalsourceid><addsrcrecordid>eNqNzUsKwjAUheFMHIi6h-sCCpq4ARHFuQVHUq7JSb0QY8nD9dtCF-Do8MMHZ6keNwTfPIUzZekjB-oRkbhI7MlKslUK1TyVE--REIuMasYcHSVYyBeJJNpQ3UTLC5T5jbVaeA4Zm3lXans5t6drg-HTIQ9sx7PStXe908ZovT8czT_mBwikPGY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Self-bias signal generating circuit using differential signal and receiver including the same</title><source>esp@cenet</source><creator>CHAE, HYUN-SU ; KIM, SANG-HO ; LIM, JI-HOON ; JIN, JA-HOON ; JU, SO-DAM ; MIN, KYUNG-HWAN ; LEE, SOO-MIN</creator><creatorcontrib>CHAE, HYUN-SU ; KIM, SANG-HO ; LIM, JI-HOON ; JIN, JA-HOON ; JU, SO-DAM ; MIN, KYUNG-HWAN ; LEE, SOO-MIN</creatorcontrib><description>A self-bias signal generating circuit includes a differential amplifier circuit including a current source transistor. The differential amplifier circuit is configured to amplify at least a pair of differential input signals to generate at least a pair of differential output signals, and the differential amplifier circuit is configured to generate an output common-mode signal based on the at least a pair of differential output signals. The self-bias signal generating circuit includes a feedback loop circuit configured to adjust a voltage level of the output common-mode signal to generate a self-bias signal, and the feedback loop circuit is configured to provide the self-bias signal to the differential amplifier circuit. The self-bias signal is applied to a gate terminal of the current source transistor.</description><language>chi ; eng</language><subject>AMPLIFIERS ; BASIC ELECTRONIC CIRCUITRY ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230801&DB=EPODOC&CC=TW&NR=202332214A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230801&DB=EPODOC&CC=TW&NR=202332214A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHAE, HYUN-SU</creatorcontrib><creatorcontrib>KIM, SANG-HO</creatorcontrib><creatorcontrib>LIM, JI-HOON</creatorcontrib><creatorcontrib>JIN, JA-HOON</creatorcontrib><creatorcontrib>JU, SO-DAM</creatorcontrib><creatorcontrib>MIN, KYUNG-HWAN</creatorcontrib><creatorcontrib>LEE, SOO-MIN</creatorcontrib><title>Self-bias signal generating circuit using differential signal and receiver including the same</title><description>A self-bias signal generating circuit includes a differential amplifier circuit including a current source transistor. The differential amplifier circuit is configured to amplify at least a pair of differential input signals to generate at least a pair of differential output signals, and the differential amplifier circuit is configured to generate an output common-mode signal based on the at least a pair of differential output signals. The self-bias signal generating circuit includes a feedback loop circuit configured to adjust a voltage level of the output common-mode signal to generate a self-bias signal, and the feedback loop circuit is configured to provide the self-bias signal to the differential amplifier circuit. The self-bias signal is applied to a gate terminal of the current source transistor.</description><subject>AMPLIFIERS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzUsKwjAUheFMHIi6h-sCCpq4ARHFuQVHUq7JSb0QY8nD9dtCF-Do8MMHZ6keNwTfPIUzZekjB-oRkbhI7MlKslUK1TyVE--REIuMasYcHSVYyBeJJNpQ3UTLC5T5jbVaeA4Zm3lXans5t6drg-HTIQ9sx7PStXe908ZovT8czT_mBwikPGY</recordid><startdate>20230801</startdate><enddate>20230801</enddate><creator>CHAE, HYUN-SU</creator><creator>KIM, SANG-HO</creator><creator>LIM, JI-HOON</creator><creator>JIN, JA-HOON</creator><creator>JU, SO-DAM</creator><creator>MIN, KYUNG-HWAN</creator><creator>LEE, SOO-MIN</creator><scope>EVB</scope></search><sort><creationdate>20230801</creationdate><title>Self-bias signal generating circuit using differential signal and receiver including the same</title><author>CHAE, HYUN-SU ; KIM, SANG-HO ; LIM, JI-HOON ; JIN, JA-HOON ; JU, SO-DAM ; MIN, KYUNG-HWAN ; LEE, SOO-MIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202332214A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>AMPLIFIERS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>CHAE, HYUN-SU</creatorcontrib><creatorcontrib>KIM, SANG-HO</creatorcontrib><creatorcontrib>LIM, JI-HOON</creatorcontrib><creatorcontrib>JIN, JA-HOON</creatorcontrib><creatorcontrib>JU, SO-DAM</creatorcontrib><creatorcontrib>MIN, KYUNG-HWAN</creatorcontrib><creatorcontrib>LEE, SOO-MIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHAE, HYUN-SU</au><au>KIM, SANG-HO</au><au>LIM, JI-HOON</au><au>JIN, JA-HOON</au><au>JU, SO-DAM</au><au>MIN, KYUNG-HWAN</au><au>LEE, SOO-MIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Self-bias signal generating circuit using differential signal and receiver including the same</title><date>2023-08-01</date><risdate>2023</risdate><abstract>A self-bias signal generating circuit includes a differential amplifier circuit including a current source transistor. The differential amplifier circuit is configured to amplify at least a pair of differential input signals to generate at least a pair of differential output signals, and the differential amplifier circuit is configured to generate an output common-mode signal based on the at least a pair of differential output signals. The self-bias signal generating circuit includes a feedback loop circuit configured to adjust a voltage level of the output common-mode signal to generate a self-bias signal, and the feedback loop circuit is configured to provide the self-bias signal to the differential amplifier circuit. The self-bias signal is applied to a gate terminal of the current source transistor.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TW202332214A |
| source | esp@cenet |
| subjects | AMPLIFIERS BASIC ELECTRONIC CIRCUITRY ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY TRANSMISSION TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | Self-bias signal generating circuit using differential signal and receiver including the same |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T12%3A58%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHAE,%20HYUN-SU&rft.date=2023-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202332214A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |