Method for multi-core processor and multi-core processor

Method for multi-core processor and multi-core processor

A method for multi-core processor and a multi-core processor are provided. In an embodiment, a method for selectively reserving a portion of the last level cache (LLC) for a multi-core processor includes: a plurality of service categories are assigned to the portion of the LLC by the execution syste...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: REED, DOUGLAS R
Format: Patent
Sprache:chi ; eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator REED, DOUGLAS R
description A method for multi-core processor and a multi-core processor are provided. In an embodiment, a method for selectively reserving a portion of the last level cache (LLC) for a multi-core processor includes: a plurality of service categories are assigned to the portion of the LLC by the execution system, wherein the portion includes ways, and wherein each service categories is assigned to one or more of the ways. One of the service categories is assigned as a default service category to the application by the execution system, wherein the assignment controls which ways the application can be assigned to. And the default service category is overridden by the application to enable the application to assign to one or more of the ways associated with a non-default service category.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202331502A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202331502A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202331502A3</originalsourceid><addsrcrecordid>eNrjZLDwTS3JyE9RSMsvUsgtzSnJ1E3OL0pVKCjKT04tLgYKJualYJXgYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxIeFGBkbGxoamBkaOxsSoAQAcTC6U</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for multi-core processor and multi-core processor</title><source>esp@cenet</source><creator>REED, DOUGLAS R</creator><creatorcontrib>REED, DOUGLAS R</creatorcontrib><description>A method for multi-core processor and a multi-core processor are provided. In an embodiment, a method for selectively reserving a portion of the last level cache (LLC) for a multi-core processor includes: a plurality of service categories are assigned to the portion of the LLC by the execution system, wherein the portion includes ways, and wherein each service categories is assigned to one or more of the ways. One of the service categories is assigned as a default service category to the application by the execution system, wherein the assignment controls which ways the application can be assigned to. And the default service category is overridden by the application to enable the application to assign to one or more of the ways associated with a non-default service category.</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230801&amp;DB=EPODOC&amp;CC=TW&amp;NR=202331502A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230801&amp;DB=EPODOC&amp;CC=TW&amp;NR=202331502A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>REED, DOUGLAS R</creatorcontrib><title>Method for multi-core processor and multi-core processor</title><description>A method for multi-core processor and a multi-core processor are provided. In an embodiment, a method for selectively reserving a portion of the last level cache (LLC) for a multi-core processor includes: a plurality of service categories are assigned to the portion of the LLC by the execution system, wherein the portion includes ways, and wherein each service categories is assigned to one or more of the ways. One of the service categories is assigned as a default service category to the application by the execution system, wherein the assignment controls which ways the application can be assigned to. And the default service category is overridden by the application to enable the application to assign to one or more of the ways associated with a non-default service category.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDwTS3JyE9RSMsvUsgtzSnJ1E3OL0pVKCjKT04tLgYKJualYJXgYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxIeFGBkbGxoamBkaOxsSoAQAcTC6U</recordid><startdate>20230801</startdate><enddate>20230801</enddate><creator>REED, DOUGLAS R</creator><scope>EVB</scope></search><sort><creationdate>20230801</creationdate><title>Method for multi-core processor and multi-core processor</title><author>REED, DOUGLAS R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202331502A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>REED, DOUGLAS R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>REED, DOUGLAS R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for multi-core processor and multi-core processor</title><date>2023-08-01</date><risdate>2023</risdate><abstract>A method for multi-core processor and a multi-core processor are provided. In an embodiment, a method for selectively reserving a portion of the last level cache (LLC) for a multi-core processor includes: a plurality of service categories are assigned to the portion of the LLC by the execution system, wherein the portion includes ways, and wherein each service categories is assigned to one or more of the ways. One of the service categories is assigned as a default service category to the application by the execution system, wherein the assignment controls which ways the application can be assigned to. And the default service category is overridden by the application to enable the application to assign to one or more of the ways associated with a non-default service category.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW202331502A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Method for multi-core processor and multi-core processor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T00%3A26%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=REED,%20DOUGLAS%20R&rft.date=2023-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202331502A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true