Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration

The present disclosure relates to thin-form-factor reconstituted substrates and methods for forming the same. The reconstituted substrates described herein may be utilized to fabricate homogeneous or heterogeneous high-density 3D integrated devices. In one embodiment, a silicon substrate is structur...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PARK, GI-BACK, CHEN, HAN-WEN, DICAPRIO, VINCENT, VERHAVERBEKE, STEVEN, SEE, GUAN HUEI, CHO, KYU-IL, CELLERE, GIORGIO, TONINI, DIEGO
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PARK, GI-BACK
CHEN, HAN-WEN
DICAPRIO, VINCENT
VERHAVERBEKE, STEVEN
SEE, GUAN HUEI
CHO, KYU-IL
CELLERE, GIORGIO
TONINI, DIEGO
description The present disclosure relates to thin-form-factor reconstituted substrates and methods for forming the same. The reconstituted substrates described herein may be utilized to fabricate homogeneous or heterogeneous high-density 3D integrated devices. In one embodiment, a silicon substrate is structured by direct laser patterning to include one or more cavities and one or more vias. One or more semiconductor dies of the same or different types may be placed within the cavities and thereafter embedded in the substrate upon formation of an insulating layer thereon. One or more conductive interconnections are formed in the vias and may have contact points redistributed to desired surfaces of the reconstituted substrate. The reconstituted substrate may thereafter be integrated into a stacked 3D device.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202326969A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202326969A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202326969A3</originalsourceid><addsrcrecordid>eNqNyzEKwkAQRuE0FqLeYTyAIAkEUooo1hKwDJPNn82i7oSd2fsbxANYveZ764LvcBLVgmXDQJp7tcQGWpKd5QTiONDIfQqOLUikN2ySQWmURBMMSTwiJCvN7J7sQ_QUosGnr98Wq5Ffit2vm2J_vbTn2wGzdNDlWW7r2kd5LKuyburmVP1jPvzcP5s</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration</title><source>esp@cenet</source><creator>PARK, GI-BACK ; CHEN, HAN-WEN ; DICAPRIO, VINCENT ; VERHAVERBEKE, STEVEN ; SEE, GUAN HUEI ; CHO, KYU-IL ; CELLERE, GIORGIO ; TONINI, DIEGO</creator><creatorcontrib>PARK, GI-BACK ; CHEN, HAN-WEN ; DICAPRIO, VINCENT ; VERHAVERBEKE, STEVEN ; SEE, GUAN HUEI ; CHO, KYU-IL ; CELLERE, GIORGIO ; TONINI, DIEGO</creatorcontrib><description>The present disclosure relates to thin-form-factor reconstituted substrates and methods for forming the same. The reconstituted substrates described herein may be utilized to fabricate homogeneous or heterogeneous high-density 3D integrated devices. In one embodiment, a silicon substrate is structured by direct laser patterning to include one or more cavities and one or more vias. One or more semiconductor dies of the same or different types may be placed within the cavities and thereafter embedded in the substrate upon formation of an insulating layer thereon. One or more conductive interconnections are formed in the vias and may have contact points redistributed to desired surfaces of the reconstituted substrate. The reconstituted substrate may thereafter be integrated into a stacked 3D device.</description><language>chi ; eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230701&amp;DB=EPODOC&amp;CC=TW&amp;NR=202326969A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230701&amp;DB=EPODOC&amp;CC=TW&amp;NR=202326969A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PARK, GI-BACK</creatorcontrib><creatorcontrib>CHEN, HAN-WEN</creatorcontrib><creatorcontrib>DICAPRIO, VINCENT</creatorcontrib><creatorcontrib>VERHAVERBEKE, STEVEN</creatorcontrib><creatorcontrib>SEE, GUAN HUEI</creatorcontrib><creatorcontrib>CHO, KYU-IL</creatorcontrib><creatorcontrib>CELLERE, GIORGIO</creatorcontrib><creatorcontrib>TONINI, DIEGO</creatorcontrib><title>Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration</title><description>The present disclosure relates to thin-form-factor reconstituted substrates and methods for forming the same. The reconstituted substrates described herein may be utilized to fabricate homogeneous or heterogeneous high-density 3D integrated devices. In one embodiment, a silicon substrate is structured by direct laser patterning to include one or more cavities and one or more vias. One or more semiconductor dies of the same or different types may be placed within the cavities and thereafter embedded in the substrate upon formation of an insulating layer thereon. One or more conductive interconnections are formed in the vias and may have contact points redistributed to desired surfaces of the reconstituted substrate. The reconstituted substrate may thereafter be integrated into a stacked 3D device.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyzEKwkAQRuE0FqLeYTyAIAkEUooo1hKwDJPNn82i7oSd2fsbxANYveZ764LvcBLVgmXDQJp7tcQGWpKd5QTiONDIfQqOLUikN2ySQWmURBMMSTwiJCvN7J7sQ_QUosGnr98Wq5Ffit2vm2J_vbTn2wGzdNDlWW7r2kd5LKuyburmVP1jPvzcP5s</recordid><startdate>20230701</startdate><enddate>20230701</enddate><creator>PARK, GI-BACK</creator><creator>CHEN, HAN-WEN</creator><creator>DICAPRIO, VINCENT</creator><creator>VERHAVERBEKE, STEVEN</creator><creator>SEE, GUAN HUEI</creator><creator>CHO, KYU-IL</creator><creator>CELLERE, GIORGIO</creator><creator>TONINI, DIEGO</creator><scope>EVB</scope></search><sort><creationdate>20230701</creationdate><title>Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration</title><author>PARK, GI-BACK ; CHEN, HAN-WEN ; DICAPRIO, VINCENT ; VERHAVERBEKE, STEVEN ; SEE, GUAN HUEI ; CHO, KYU-IL ; CELLERE, GIORGIO ; TONINI, DIEGO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202326969A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>PARK, GI-BACK</creatorcontrib><creatorcontrib>CHEN, HAN-WEN</creatorcontrib><creatorcontrib>DICAPRIO, VINCENT</creatorcontrib><creatorcontrib>VERHAVERBEKE, STEVEN</creatorcontrib><creatorcontrib>SEE, GUAN HUEI</creatorcontrib><creatorcontrib>CHO, KYU-IL</creatorcontrib><creatorcontrib>CELLERE, GIORGIO</creatorcontrib><creatorcontrib>TONINI, DIEGO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PARK, GI-BACK</au><au>CHEN, HAN-WEN</au><au>DICAPRIO, VINCENT</au><au>VERHAVERBEKE, STEVEN</au><au>SEE, GUAN HUEI</au><au>CHO, KYU-IL</au><au>CELLERE, GIORGIO</au><au>TONINI, DIEGO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration</title><date>2023-07-01</date><risdate>2023</risdate><abstract>The present disclosure relates to thin-form-factor reconstituted substrates and methods for forming the same. The reconstituted substrates described herein may be utilized to fabricate homogeneous or heterogeneous high-density 3D integrated devices. In one embodiment, a silicon substrate is structured by direct laser patterning to include one or more cavities and one or more vias. One or more semiconductor dies of the same or different types may be placed within the cavities and thereafter embedded in the substrate upon formation of an insulating layer thereon. One or more conductive interconnections are formed in the vias and may have contact points redistributed to desired surfaces of the reconstituted substrate. The reconstituted substrate may thereafter be integrated into a stacked 3D device.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW202326969A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Reconstituted substrate structure and fabrication methods for heterogeneous packaging integration
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T22%3A46%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PARK,%20GI-BACK&rft.date=2023-07-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202326969A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true