Fast Fourier transform using phasor table

A device includes a memory configured to store a fast Fourier transform (FFT) instruction and parameters of the FFT instruction, a read-only memory including a phasor table, and a processor. The processor is configured to execute the FFT instruction to determine, based on the parameters of the FFT i...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SWEENEY, GERALD, SUDARSANAN, SRIJESH, HOFFMAN, MARC, SRINIVASAN, SANTOSH SRIVATSAN, MATHEW, DEEPAK, DONG, HONGFENG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SWEENEY, GERALD
SUDARSANAN, SRIJESH
HOFFMAN, MARC
SRINIVASAN, SANTOSH SRIVATSAN
MATHEW, DEEPAK
DONG, HONGFENG
description A device includes a memory configured to store a fast Fourier transform (FFT) instruction and parameters of the FFT instruction, a read-only memory including a phasor table, and a processor. The processor is configured to execute the FFT instruction to determine, based on the parameters of the FFT instruction, a start value and a step size. The processor is configured to execute the FFT instruction to access the phasor table according to the start value and the step size to obtain a set of twiddle values. The processor is also configured to execute the FFT instruction to compute, for each pair of input values in a set of input data, an output value based on the pair of input values and a twiddle value, of the set of twiddle values, that corresponds to that pair of input values.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202316293A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202316293A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202316293A3</originalsourceid><addsrcrecordid>eNrjZNB0SywuUXDLLy3KTC1SKClKzCtOyy_KVSgtzsxLVyjISCzOBwonJuWk8jCwpiXmFKfyQmluBkU31xBnD93Ugvz41OKCxOTUvNSS-JBwIwMjY0MzI0tjR2Ni1AAAB6Uo3Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Fast Fourier transform using phasor table</title><source>esp@cenet</source><creator>SWEENEY, GERALD ; SUDARSANAN, SRIJESH ; HOFFMAN, MARC ; SRINIVASAN, SANTOSH SRIVATSAN ; MATHEW, DEEPAK ; DONG, HONGFENG</creator><creatorcontrib>SWEENEY, GERALD ; SUDARSANAN, SRIJESH ; HOFFMAN, MARC ; SRINIVASAN, SANTOSH SRIVATSAN ; MATHEW, DEEPAK ; DONG, HONGFENG</creatorcontrib><description>A device includes a memory configured to store a fast Fourier transform (FFT) instruction and parameters of the FFT instruction, a read-only memory including a phasor table, and a processor. The processor is configured to execute the FFT instruction to determine, based on the parameters of the FFT instruction, a start value and a step size. The processor is configured to execute the FFT instruction to access the phasor table according to the start value and the step size to obtain a set of twiddle values. The processor is also configured to execute the FFT instruction to compute, for each pair of input values in a set of input data, an output value based on the pair of input values and a twiddle value, of the set of twiddle values, that corresponds to that pair of input values.</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230416&amp;DB=EPODOC&amp;CC=TW&amp;NR=202316293A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76292</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230416&amp;DB=EPODOC&amp;CC=TW&amp;NR=202316293A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SWEENEY, GERALD</creatorcontrib><creatorcontrib>SUDARSANAN, SRIJESH</creatorcontrib><creatorcontrib>HOFFMAN, MARC</creatorcontrib><creatorcontrib>SRINIVASAN, SANTOSH SRIVATSAN</creatorcontrib><creatorcontrib>MATHEW, DEEPAK</creatorcontrib><creatorcontrib>DONG, HONGFENG</creatorcontrib><title>Fast Fourier transform using phasor table</title><description>A device includes a memory configured to store a fast Fourier transform (FFT) instruction and parameters of the FFT instruction, a read-only memory including a phasor table, and a processor. The processor is configured to execute the FFT instruction to determine, based on the parameters of the FFT instruction, a start value and a step size. The processor is configured to execute the FFT instruction to access the phasor table according to the start value and the step size to obtain a set of twiddle values. The processor is also configured to execute the FFT instruction to compute, for each pair of input values in a set of input data, an output value based on the pair of input values and a twiddle value, of the set of twiddle values, that corresponds to that pair of input values.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB0SywuUXDLLy3KTC1SKClKzCtOyy_KVSgtzsxLVyjISCzOBwonJuWk8jCwpiXmFKfyQmluBkU31xBnD93Ugvz41OKCxOTUvNSS-JBwIwMjY0MzI0tjR2Ni1AAAB6Uo3Q</recordid><startdate>20230416</startdate><enddate>20230416</enddate><creator>SWEENEY, GERALD</creator><creator>SUDARSANAN, SRIJESH</creator><creator>HOFFMAN, MARC</creator><creator>SRINIVASAN, SANTOSH SRIVATSAN</creator><creator>MATHEW, DEEPAK</creator><creator>DONG, HONGFENG</creator><scope>EVB</scope></search><sort><creationdate>20230416</creationdate><title>Fast Fourier transform using phasor table</title><author>SWEENEY, GERALD ; SUDARSANAN, SRIJESH ; HOFFMAN, MARC ; SRINIVASAN, SANTOSH SRIVATSAN ; MATHEW, DEEPAK ; DONG, HONGFENG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202316293A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SWEENEY, GERALD</creatorcontrib><creatorcontrib>SUDARSANAN, SRIJESH</creatorcontrib><creatorcontrib>HOFFMAN, MARC</creatorcontrib><creatorcontrib>SRINIVASAN, SANTOSH SRIVATSAN</creatorcontrib><creatorcontrib>MATHEW, DEEPAK</creatorcontrib><creatorcontrib>DONG, HONGFENG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SWEENEY, GERALD</au><au>SUDARSANAN, SRIJESH</au><au>HOFFMAN, MARC</au><au>SRINIVASAN, SANTOSH SRIVATSAN</au><au>MATHEW, DEEPAK</au><au>DONG, HONGFENG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Fast Fourier transform using phasor table</title><date>2023-04-16</date><risdate>2023</risdate><abstract>A device includes a memory configured to store a fast Fourier transform (FFT) instruction and parameters of the FFT instruction, a read-only memory including a phasor table, and a processor. The processor is configured to execute the FFT instruction to determine, based on the parameters of the FFT instruction, a start value and a step size. The processor is configured to execute the FFT instruction to access the phasor table according to the start value and the step size to obtain a set of twiddle values. The processor is also configured to execute the FFT instruction to compute, for each pair of input values in a set of input data, an output value based on the pair of input values and a twiddle value, of the set of twiddle values, that corresponds to that pair of input values.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW202316293A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Fast Fourier transform using phasor table
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T08%3A47%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SWEENEY,%20GERALD&rft.date=2023-04-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202316293A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true