Memory appliances for memory intensive operations

Memory appliances for memory intensive operations

An information transfer system may include: a master controller (XMC) configured to issue a command in the form of a memory protocol data packet, and wherein the master controller is configured to generate routing information indicating whether the memory protocol data packet is to be processed acco...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BRAUDO, SHANY, SPEKTOR, EVGENY, MAYER-WOLF, ILAN, KOREN, SHAI, HILLEL, ELIAD, DAYAN, GAL, ZEYDE, ROMAN, BETITO, SHAY, SRETER, HILLEL, SITY, ELAD
Format: Patent
Sprache:chi ; eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BRAUDO, SHANY
SPEKTOR, EVGENY
MAYER-WOLF, ILAN
KOREN, SHAI
HILLEL, ELIAD
DAYAN, GAL
ZEYDE, ROMAN
BETITO, SHAY
SRETER, HILLEL
SITY, ELAD
description An information transfer system may include: a master controller (XMC) configured to issue a command in the form of a memory protocol data packet, and wherein the master controller is configured to generate routing information indicating whether the memory protocol data packet is to be processed according to a first protocol or according to a second protocol different from the first protocol. The information transfer system may also include a slave controller (XSC) configured to receive the memory protocol data packet from the master controller, wherein the slave controller is configured to use the routing information to selectively cause the memory protocol data packet to be processed according to the first protocol or according to the second protocol.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202307683A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202307683A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202307683A3</originalsourceid><addsrcrecordid>eNrjZDD0Tc3NL6pUSCwoyMlMzEtOLVZIyy9SyIWIZuaVpOYVZ5alKuQXpBYllmTm5xXzMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JL4kHAjAyNjA3MzC2NHY2LUAADa0Sx8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory appliances for memory intensive operations</title><source>esp@cenet</source><creator>BRAUDO, SHANY ; SPEKTOR, EVGENY ; MAYER-WOLF, ILAN ; KOREN, SHAI ; HILLEL, ELIAD ; DAYAN, GAL ; ZEYDE, ROMAN ; BETITO, SHAY ; SRETER, HILLEL ; SITY, ELAD</creator><creatorcontrib>BRAUDO, SHANY ; SPEKTOR, EVGENY ; MAYER-WOLF, ILAN ; KOREN, SHAI ; HILLEL, ELIAD ; DAYAN, GAL ; ZEYDE, ROMAN ; BETITO, SHAY ; SRETER, HILLEL ; SITY, ELAD</creatorcontrib><description>An information transfer system may include: a master controller (XMC) configured to issue a command in the form of a memory protocol data packet, and wherein the master controller is configured to generate routing information indicating whether the memory protocol data packet is to be processed according to a first protocol or according to a second protocol different from the first protocol. The information transfer system may also include a slave controller (XSC) configured to receive the memory protocol data packet from the master controller, wherein the slave controller is configured to use the routing information to selectively cause the memory protocol data packet to be processed according to the first protocol or according to the second protocol.</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230216&amp;DB=EPODOC&amp;CC=TW&amp;NR=202307683A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230216&amp;DB=EPODOC&amp;CC=TW&amp;NR=202307683A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BRAUDO, SHANY</creatorcontrib><creatorcontrib>SPEKTOR, EVGENY</creatorcontrib><creatorcontrib>MAYER-WOLF, ILAN</creatorcontrib><creatorcontrib>KOREN, SHAI</creatorcontrib><creatorcontrib>HILLEL, ELIAD</creatorcontrib><creatorcontrib>DAYAN, GAL</creatorcontrib><creatorcontrib>ZEYDE, ROMAN</creatorcontrib><creatorcontrib>BETITO, SHAY</creatorcontrib><creatorcontrib>SRETER, HILLEL</creatorcontrib><creatorcontrib>SITY, ELAD</creatorcontrib><title>Memory appliances for memory intensive operations</title><description>An information transfer system may include: a master controller (XMC) configured to issue a command in the form of a memory protocol data packet, and wherein the master controller is configured to generate routing information indicating whether the memory protocol data packet is to be processed according to a first protocol or according to a second protocol different from the first protocol. The information transfer system may also include a slave controller (XSC) configured to receive the memory protocol data packet from the master controller, wherein the slave controller is configured to use the routing information to selectively cause the memory protocol data packet to be processed according to the first protocol or according to the second protocol.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD0Tc3NL6pUSCwoyMlMzEtOLVZIyy9SyIWIZuaVpOYVZ5alKuQXpBYllmTm5xXzMLCmJeYUp_JCaW4GRTfXEGcP3dSC_PjU4oLE5NS81JL4kHAjAyNjA3MzC2NHY2LUAADa0Sx8</recordid><startdate>20230216</startdate><enddate>20230216</enddate><creator>BRAUDO, SHANY</creator><creator>SPEKTOR, EVGENY</creator><creator>MAYER-WOLF, ILAN</creator><creator>KOREN, SHAI</creator><creator>HILLEL, ELIAD</creator><creator>DAYAN, GAL</creator><creator>ZEYDE, ROMAN</creator><creator>BETITO, SHAY</creator><creator>SRETER, HILLEL</creator><creator>SITY, ELAD</creator><scope>EVB</scope></search><sort><creationdate>20230216</creationdate><title>Memory appliances for memory intensive operations</title><author>BRAUDO, SHANY ; SPEKTOR, EVGENY ; MAYER-WOLF, ILAN ; KOREN, SHAI ; HILLEL, ELIAD ; DAYAN, GAL ; ZEYDE, ROMAN ; BETITO, SHAY ; SRETER, HILLEL ; SITY, ELAD</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202307683A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BRAUDO, SHANY</creatorcontrib><creatorcontrib>SPEKTOR, EVGENY</creatorcontrib><creatorcontrib>MAYER-WOLF, ILAN</creatorcontrib><creatorcontrib>KOREN, SHAI</creatorcontrib><creatorcontrib>HILLEL, ELIAD</creatorcontrib><creatorcontrib>DAYAN, GAL</creatorcontrib><creatorcontrib>ZEYDE, ROMAN</creatorcontrib><creatorcontrib>BETITO, SHAY</creatorcontrib><creatorcontrib>SRETER, HILLEL</creatorcontrib><creatorcontrib>SITY, ELAD</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BRAUDO, SHANY</au><au>SPEKTOR, EVGENY</au><au>MAYER-WOLF, ILAN</au><au>KOREN, SHAI</au><au>HILLEL, ELIAD</au><au>DAYAN, GAL</au><au>ZEYDE, ROMAN</au><au>BETITO, SHAY</au><au>SRETER, HILLEL</au><au>SITY, ELAD</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory appliances for memory intensive operations</title><date>2023-02-16</date><risdate>2023</risdate><abstract>An information transfer system may include: a master controller (XMC) configured to issue a command in the form of a memory protocol data packet, and wherein the master controller is configured to generate routing information indicating whether the memory protocol data packet is to be processed according to a first protocol or according to a second protocol different from the first protocol. The information transfer system may also include a slave controller (XSC) configured to receive the memory protocol data packet from the master controller, wherein the slave controller is configured to use the routing information to selectively cause the memory protocol data packet to be processed according to the first protocol or according to the second protocol.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW202307683A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Memory appliances for memory intensive operations
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T20%3A06%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BRAUDO,%20SHANY&rft.date=2023-02-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202307683A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true