Cover tape for packing electronic component and package
The present disclosure provides a cover tape for packing an electronic component comprising: a substrate layer, a heat sealing layer placed on one surface side of the substrate layer, and an antistatic layer placed on the substrate layer, on an opposite surface side to the heat sealing layer surface...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | chi ; eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | INOUE, MASAKUNI YANAGISAWA, SHUNPEI NAGATSUKA, YASUNORI |
description | The present disclosure provides a cover tape for packing an electronic component comprising: a substrate layer, a heat sealing layer placed on one surface side of the substrate layer, and an antistatic layer placed on the substrate layer, on an opposite surface side to the heat sealing layer surface, wherein a surface resistivity of the surface side where the antistatic layer is placed is 1 * 1010 [Omega]/□ or less; the heat sealing layer includes an antistatic agent; and a transmittance of a light with an incident angle of 40DEG through the cover tape for packing an electronic component is 80% or more. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW202200378A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW202200378A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW202200378A3</originalsourceid><addsrcrecordid>eNrjZDB3zi9LLVIoSSxIVUjLL1IoSEzOzsxLV0jNSU0uKcrPy0xWSM7PLcjPS80rUUjMSwErSExP5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcVAVal5qSXxIeFGBkZGBgbG5haOxsSoAQDEIS3p</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Cover tape for packing electronic component and package</title><source>esp@cenet</source><creator>INOUE, MASAKUNI ; YANAGISAWA, SHUNPEI ; NAGATSUKA, YASUNORI</creator><creatorcontrib>INOUE, MASAKUNI ; YANAGISAWA, SHUNPEI ; NAGATSUKA, YASUNORI</creatorcontrib><description>The present disclosure provides a cover tape for packing an electronic component comprising: a substrate layer, a heat sealing layer placed on one surface side of the substrate layer, and an antistatic layer placed on the substrate layer, on an opposite surface side to the heat sealing layer surface, wherein a surface resistivity of the surface side where the antistatic layer is placed is 1 * 1010 [Omega]/□ or less; the heat sealing layer includes an antistatic agent; and a transmittance of a light with an incident angle of 40DEG through the cover tape for packing an electronic component is 80% or more.</description><language>chi ; eng</language><subject>ACCESSORIES, CLOSURES, OR FITTINGS THEREFOR ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; CONTAINERS FOR STORAGE OR TRANSPORT OF ARTICLES OR MATERIALS,e.g. BAGS, BARRELS, BOTTLES, BOXES, CANS, CARTONS, CRATES,DRUMS, JARS, TANKS, HOPPERS, FORWARDING CONTAINERS ; CONVEYING ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; HANDLING THIN OR FILAMENTARY MATERIAL ; LAYERED PRODUCTS ; LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PACKAGES ; PACKAGING ELEMENTS ; PACKING ; PERFORMING OPERATIONS ; PRINTED CIRCUITS ; STORING ; TRANSPORTING</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220101&DB=EPODOC&CC=TW&NR=202200378A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220101&DB=EPODOC&CC=TW&NR=202200378A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>INOUE, MASAKUNI</creatorcontrib><creatorcontrib>YANAGISAWA, SHUNPEI</creatorcontrib><creatorcontrib>NAGATSUKA, YASUNORI</creatorcontrib><title>Cover tape for packing electronic component and package</title><description>The present disclosure provides a cover tape for packing an electronic component comprising: a substrate layer, a heat sealing layer placed on one surface side of the substrate layer, and an antistatic layer placed on the substrate layer, on an opposite surface side to the heat sealing layer surface, wherein a surface resistivity of the surface side where the antistatic layer is placed is 1 * 1010 [Omega]/□ or less; the heat sealing layer includes an antistatic agent; and a transmittance of a light with an incident angle of 40DEG through the cover tape for packing an electronic component is 80% or more.</description><subject>ACCESSORIES, CLOSURES, OR FITTINGS THEREFOR</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>CONTAINERS FOR STORAGE OR TRANSPORT OF ARTICLES OR MATERIALS,e.g. BAGS, BARRELS, BOTTLES, BOXES, CANS, CARTONS, CRATES,DRUMS, JARS, TANKS, HOPPERS, FORWARDING CONTAINERS</subject><subject>CONVEYING</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>HANDLING THIN OR FILAMENTARY MATERIAL</subject><subject>LAYERED PRODUCTS</subject><subject>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PACKAGES</subject><subject>PACKAGING ELEMENTS</subject><subject>PACKING</subject><subject>PERFORMING OPERATIONS</subject><subject>PRINTED CIRCUITS</subject><subject>STORING</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB3zi9LLVIoSSxIVUjLL1IoSEzOzsxLV0jNSU0uKcrPy0xWSM7PLcjPS80rUUjMSwErSExP5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcVAVal5qSXxIeFGBkZGBgbG5haOxsSoAQDEIS3p</recordid><startdate>20220101</startdate><enddate>20220101</enddate><creator>INOUE, MASAKUNI</creator><creator>YANAGISAWA, SHUNPEI</creator><creator>NAGATSUKA, YASUNORI</creator><scope>EVB</scope></search><sort><creationdate>20220101</creationdate><title>Cover tape for packing electronic component and package</title><author>INOUE, MASAKUNI ; YANAGISAWA, SHUNPEI ; NAGATSUKA, YASUNORI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW202200378A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2022</creationdate><topic>ACCESSORIES, CLOSURES, OR FITTINGS THEREFOR</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>CONTAINERS FOR STORAGE OR TRANSPORT OF ARTICLES OR MATERIALS,e.g. BAGS, BARRELS, BOTTLES, BOXES, CANS, CARTONS, CRATES,DRUMS, JARS, TANKS, HOPPERS, FORWARDING CONTAINERS</topic><topic>CONVEYING</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>HANDLING THIN OR FILAMENTARY MATERIAL</topic><topic>LAYERED PRODUCTS</topic><topic>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PACKAGES</topic><topic>PACKAGING ELEMENTS</topic><topic>PACKING</topic><topic>PERFORMING OPERATIONS</topic><topic>PRINTED CIRCUITS</topic><topic>STORING</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>INOUE, MASAKUNI</creatorcontrib><creatorcontrib>YANAGISAWA, SHUNPEI</creatorcontrib><creatorcontrib>NAGATSUKA, YASUNORI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>INOUE, MASAKUNI</au><au>YANAGISAWA, SHUNPEI</au><au>NAGATSUKA, YASUNORI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Cover tape for packing electronic component and package</title><date>2022-01-01</date><risdate>2022</risdate><abstract>The present disclosure provides a cover tape for packing an electronic component comprising: a substrate layer, a heat sealing layer placed on one surface side of the substrate layer, and an antistatic layer placed on the substrate layer, on an opposite surface side to the heat sealing layer surface, wherein a surface resistivity of the surface side where the antistatic layer is placed is 1 * 1010 [Omega]/□ or less; the heat sealing layer includes an antistatic agent; and a transmittance of a light with an incident angle of 40DEG through the cover tape for packing an electronic component is 80% or more.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | chi ; eng |
recordid | cdi_epo_espacenet_TW202200378A |
source | esp@cenet |
subjects | ACCESSORIES, CLOSURES, OR FITTINGS THEREFOR CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS CONTAINERS FOR STORAGE OR TRANSPORT OF ARTICLES OR MATERIALS,e.g. BAGS, BARRELS, BOTTLES, BOXES, CANS, CARTONS, CRATES,DRUMS, JARS, TANKS, HOPPERS, FORWARDING CONTAINERS CONVEYING ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY HANDLING THIN OR FILAMENTARY MATERIAL LAYERED PRODUCTS LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PACKAGES PACKAGING ELEMENTS PACKING PERFORMING OPERATIONS PRINTED CIRCUITS STORING TRANSPORTING |
title | Cover tape for packing electronic component and package |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T16%3A31%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=INOUE,%20MASAKUNI&rft.date=2022-01-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW202200378A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |