Boolean logic in a state machine lattice
Disclosed are methods and devices, among which is a device that includes a finite state machine lattice (30). The lattice (30) may include a programmable Boolean logic cell (58B) that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | NOYES, HAROLD B GLENDENNING, PAUL BROWN, DAVID R XU, IRENE JUN-JUAN |
| description | Disclosed are methods and devices, among which is a device that includes a finite state machine lattice (30). The lattice (30) may include a programmable Boolean logic cell (58B) that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Boolean logic cell (58B), an inversion of a last output of the Boolean logic cell (58B), and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell (58B). The Boolean logic cell (58B) also includes end of data circuitry configured to cause the Boolean logic cell (58B) to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell (58B). |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW201347409A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW201347409A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW201347409A3</originalsourceid><addsrcrecordid>eNrjZNBwys_PSU3MU8jJT89MVsjMU0hUKC5JLElVyE1MzsjMS1XISSwpyUxO5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8SHhRgaGxibmJgaWjsbEqAEAkcAn4Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Boolean logic in a state machine lattice</title><source>esp@cenet</source><creator>NOYES, HAROLD B ; GLENDENNING, PAUL ; BROWN, DAVID R ; XU, IRENE JUN-JUAN</creator><creatorcontrib>NOYES, HAROLD B ; GLENDENNING, PAUL ; BROWN, DAVID R ; XU, IRENE JUN-JUAN</creatorcontrib><description>Disclosed are methods and devices, among which is a device that includes a finite state machine lattice (30). The lattice (30) may include a programmable Boolean logic cell (58B) that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Boolean logic cell (58B), an inversion of a last output of the Boolean logic cell (58B), and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell (58B). The Boolean logic cell (58B) also includes end of data circuitry configured to cause the Boolean logic cell (58B) to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell (58B).</description><language>chi ; eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TOTRANSPORTATION ; COMPUTING ; CONTROL OR REGULATING SYSTEMS IN GENERAL ; CONTROLLING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS ; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC ; GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS ; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS ; PHYSICS ; PULSE TECHNIQUE ; REGULATING ; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS ; TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20131116&DB=EPODOC&CC=TW&NR=201347409A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20131116&DB=EPODOC&CC=TW&NR=201347409A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NOYES, HAROLD B</creatorcontrib><creatorcontrib>GLENDENNING, PAUL</creatorcontrib><creatorcontrib>BROWN, DAVID R</creatorcontrib><creatorcontrib>XU, IRENE JUN-JUAN</creatorcontrib><title>Boolean logic in a state machine lattice</title><description>Disclosed are methods and devices, among which is a device that includes a finite state machine lattice (30). The lattice (30) may include a programmable Boolean logic cell (58B) that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Boolean logic cell (58B), an inversion of a last output of the Boolean logic cell (58B), and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell (58B). The Boolean logic cell (58B) also includes end of data circuitry configured to cause the Boolean logic cell (58B) to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell (58B).</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TOTRANSPORTATION</subject><subject>COMPUTING</subject><subject>CONTROL OR REGULATING SYSTEMS IN GENERAL</subject><subject>CONTROLLING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>FUNCTIONAL ELEMENTS OF SUCH SYSTEMS</subject><subject>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</subject><subject>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</subject><subject>MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>REGULATING</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</subject><subject>TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBwys_PSU3MU8jJT89MVsjMU0hUKC5JLElVyE1MzsjMS1XISSwpyUxO5WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8SHhRgaGxibmJgaWjsbEqAEAkcAn4Q</recordid><startdate>20131116</startdate><enddate>20131116</enddate><creator>NOYES, HAROLD B</creator><creator>GLENDENNING, PAUL</creator><creator>BROWN, DAVID R</creator><creator>XU, IRENE JUN-JUAN</creator><scope>EVB</scope></search><sort><creationdate>20131116</creationdate><title>Boolean logic in a state machine lattice</title><author>NOYES, HAROLD B ; GLENDENNING, PAUL ; BROWN, DAVID R ; XU, IRENE JUN-JUAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW201347409A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TOTRANSPORTATION</topic><topic>COMPUTING</topic><topic>CONTROL OR REGULATING SYSTEMS IN GENERAL</topic><topic>CONTROLLING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>FUNCTIONAL ELEMENTS OF SUCH SYSTEMS</topic><topic>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</topic><topic>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</topic><topic>MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>REGULATING</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</topic><topic>TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE</topic><toplevel>online_resources</toplevel><creatorcontrib>NOYES, HAROLD B</creatorcontrib><creatorcontrib>GLENDENNING, PAUL</creatorcontrib><creatorcontrib>BROWN, DAVID R</creatorcontrib><creatorcontrib>XU, IRENE JUN-JUAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NOYES, HAROLD B</au><au>GLENDENNING, PAUL</au><au>BROWN, DAVID R</au><au>XU, IRENE JUN-JUAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Boolean logic in a state machine lattice</title><date>2013-11-16</date><risdate>2013</risdate><abstract>Disclosed are methods and devices, among which is a device that includes a finite state machine lattice (30). The lattice (30) may include a programmable Boolean logic cell (58B) that may be programmed to perform various logic functions on a data stream. The programmability includes an inversion of a first input to the Boolean logic cell (58B), an inversion of a last output of the Boolean logic cell (58B), and a selection of an AND gate or an OR gate as a final output of the Boolean logic cell (58B). The Boolean logic cell (58B) also includes end of data circuitry configured to cause the Boolean logic cell (58B) to only output after an end of data signifying the end of a data stream is received at the Boolean logic cell (58B).</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TW201347409A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TOTRANSPORTATION COMPUTING CONTROL OR REGULATING SYSTEMS IN GENERAL CONTROLLING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY FUNCTIONAL ELEMENTS OF SUCH SYSTEMS GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS PHYSICS PULSE TECHNIQUE REGULATING TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINSTCLIMATE CHANGE |
| title | Boolean logic in a state machine lattice |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T03%3A47%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NOYES,%20HAROLD%20B&rft.date=2013-11-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW201347409A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |